Add exception vectors & low-level handlers
At the moment these are almost bit-for-bit copies of the vector behaviour in the RTOS SDK, but hopefully that will start to change. Progress towards #2
This commit is contained in:
parent
d4a503f320
commit
ed7ba52c9a
5 changed files with 261 additions and 38 deletions
|
@ -109,7 +109,7 @@ portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE
|
||||||
SET_STKREG( XT_STK_A0, 0 ); /* to terminate GDB backtrace */
|
SET_STKREG( XT_STK_A0, 0 ); /* to terminate GDB backtrace */
|
||||||
SET_STKREG( XT_STK_A1, (uint32_t)sp + XT_STK_FRMSZ ); /* physical top of stack frame */
|
SET_STKREG( XT_STK_A1, (uint32_t)sp + XT_STK_FRMSZ ); /* physical top of stack frame */
|
||||||
SET_STKREG( XT_STK_A2, pvParameters ); /* parameters */
|
SET_STKREG( XT_STK_A2, pvParameters ); /* parameters */
|
||||||
SET_STKREG( XT_STK_EXIT, sdk__xt_user_exit ); /* user exception exit dispatcher */
|
SET_STKREG( XT_STK_EXIT, _xt_user_exit ); /* user exception exit dispatcher */
|
||||||
|
|
||||||
/* Set initial PS to int level 0, EXCM disabled ('rfe' will enable), user mode. */
|
/* Set initial PS to int level 0, EXCM disabled ('rfe' will enable), user mode. */
|
||||||
SET_STKREG( XT_STK_PS, PS_UM | PS_EXCM );
|
SET_STKREG( XT_STK_PS, PS_UM | PS_EXCM );
|
||||||
|
|
256
core/exception_vectors.s
Normal file
256
core/exception_vectors.s
Normal file
|
@ -0,0 +1,256 @@
|
||||||
|
/* Xtensa Exception (ie interrupt) Vectors & low-level handler code
|
||||||
|
|
||||||
|
Core exception handler code is placed in the .vecbase section,
|
||||||
|
which gets picked up specially in the linker script and placed
|
||||||
|
at beginning of IRAM.
|
||||||
|
|
||||||
|
The actual VecBase symbol should be the first thing in .vecbase
|
||||||
|
(this is not strictly important as it gets set by symbol lookup not
|
||||||
|
by hardcoded address, but having it at 0x40100000 means that the
|
||||||
|
exception vectors have memorable offsets, which match the default
|
||||||
|
Boot ROM vector offsets. So convenient for human understanding.
|
||||||
|
|
||||||
|
Part of esp-open-rtos
|
||||||
|
Original vector contents Copyright (C) 2014-2015 Espressif Systems
|
||||||
|
Additions Copyright (C) Superhouse Automation Pty Ltd
|
||||||
|
BSD Licensed as described in the file LICENSE
|
||||||
|
*/
|
||||||
|
.text
|
||||||
|
.section .vecbase.text, "x"
|
||||||
|
.align 128
|
||||||
|
.global VecBase
|
||||||
|
.type VecBase, @function /* it's not really a function, but treat it like one */
|
||||||
|
VecBase:
|
||||||
|
/* IMPORTANT: exception vector literals will go here, but we
|
||||||
|
can't have more than 4 otherwise we push DebugExceptionVector past
|
||||||
|
offset 0x10 relative to VecBase. There should be ways to avoid this,
|
||||||
|
and also keep the VecBase offsets easy to read, but this works for now.
|
||||||
|
*/
|
||||||
|
.literal_position
|
||||||
|
.align 16
|
||||||
|
DebugExceptionVector:
|
||||||
|
wsr.excsave2 a0
|
||||||
|
call0 sdk_user_fatal_exception_handler
|
||||||
|
rfi 2
|
||||||
|
.align 16
|
||||||
|
NMIExceptionVector:
|
||||||
|
wsr.excsave3 a0
|
||||||
|
call0 CallNMIExceptionHandler
|
||||||
|
rfi 3 /* CallNMIExceptionHandler should call rfi itself */
|
||||||
|
.align 16
|
||||||
|
KernelExceptionVector:
|
||||||
|
break 1, 0
|
||||||
|
call0 sdk_user_fatal_exception_handler
|
||||||
|
rfe
|
||||||
|
.align 16
|
||||||
|
_EmptyVectorEntry:
|
||||||
|
nop
|
||||||
|
.align 16
|
||||||
|
UserExceptionVector:
|
||||||
|
wsr.excsave1 a0
|
||||||
|
call0 CallUserExceptionHandler
|
||||||
|
rfe /* CallUserExceptionHandler should call rfe itself */
|
||||||
|
.align 16
|
||||||
|
_EmptyVectorEntry2:
|
||||||
|
nop
|
||||||
|
.align 16
|
||||||
|
DoubleExceptionVector:
|
||||||
|
break 1, 4
|
||||||
|
call0 sdk_user_fatal_exception_handler
|
||||||
|
.align 16
|
||||||
|
_UnusedResetVector:
|
||||||
|
/* reset vector slot doesn't get used, as vecbase goes back to mask ROM on reset */
|
||||||
|
nop
|
||||||
|
|
||||||
|
.section .bss
|
||||||
|
NMIHandlerStack: /* stack space for NMI handler */
|
||||||
|
.skip 4*0x100
|
||||||
|
NMIRegisterSaved: /* register space for saving NMI registers */
|
||||||
|
.skip 4*(0x16 + 6)
|
||||||
|
|
||||||
|
/* this symbol is _Pri_3_HandlerAddress in the RTOS SDK, appears totally
|
||||||
|
unused (stays zero at all times) */
|
||||||
|
.global NMIHandlerAddress
|
||||||
|
NMIHandlerAddress:
|
||||||
|
.long 0
|
||||||
|
|
||||||
|
/* Save register relative to a0 */
|
||||||
|
.macro SAVE_REG register, regnum
|
||||||
|
s32i \register, a0, (0x20 + 4 * \regnum)
|
||||||
|
.endm
|
||||||
|
|
||||||
|
/* Load register relative to sp */
|
||||||
|
.macro LOAD_REG register, regnum
|
||||||
|
l32i \register, sp, (0x20 + 4 * \regnum)
|
||||||
|
.endm
|
||||||
|
|
||||||
|
.text
|
||||||
|
.section .vecbase.text
|
||||||
|
.literal_position
|
||||||
|
.align 4
|
||||||
|
.global call_user_start
|
||||||
|
.type call_user_start, @function
|
||||||
|
call_user_start:
|
||||||
|
movi a2, VecBase
|
||||||
|
wsr.vecbase a2
|
||||||
|
call0 sdk_user_start
|
||||||
|
|
||||||
|
.literal_position
|
||||||
|
.align 16
|
||||||
|
.type CallNMIExceptionHandler, @function
|
||||||
|
CallNMIExceptionHandler:
|
||||||
|
movi a0, NMIRegisterSaved
|
||||||
|
SAVE_REG a2, 2
|
||||||
|
movi a2, NMIHandlerAddress
|
||||||
|
l32i a2, a2, 0
|
||||||
|
SAVE_REG sp, 1
|
||||||
|
SAVE_REG a3, 3
|
||||||
|
xsr.excsave3 a2 /* excsave3 is now NMIHandlerAddress, a2 is former a0 */
|
||||||
|
SAVE_REG a4, 4
|
||||||
|
SAVE_REG a2, 0
|
||||||
|
rsr.epc1 a3
|
||||||
|
rsr.exccause a4
|
||||||
|
SAVE_REG a3, -5
|
||||||
|
SAVE_REG a4, -4
|
||||||
|
rsr.excvaddr a3
|
||||||
|
SAVE_REG a3, -3
|
||||||
|
rsr.excsave1 a3
|
||||||
|
SAVE_REG a3, -2
|
||||||
|
SAVE_REG a5, 5
|
||||||
|
SAVE_REG a6, 6
|
||||||
|
SAVE_REG a7, 7
|
||||||
|
SAVE_REG a8, 8
|
||||||
|
SAVE_REG a9, 9
|
||||||
|
SAVE_REG a10, 10
|
||||||
|
SAVE_REG a11, 11
|
||||||
|
SAVE_REG a12, 12
|
||||||
|
SAVE_REG a13, 13
|
||||||
|
SAVE_REG a14, 14
|
||||||
|
SAVE_REG a15, 15
|
||||||
|
movi sp, NMIRegisterSaved /* also top of NMIHandlerStack */
|
||||||
|
movi a0, 0
|
||||||
|
movi a2, 0x23 /* argument for handler */
|
||||||
|
wsr.ps a2
|
||||||
|
rsync
|
||||||
|
rsr.sar a14
|
||||||
|
s32i a14, sp, 0 /* this is also NMIRegisterSaved+0 */
|
||||||
|
call0 sdk_wDev_ProcessFiq
|
||||||
|
l32i a15, sp, 0
|
||||||
|
wsr.sar a15
|
||||||
|
movi a2, 0x33
|
||||||
|
wsr.ps a2
|
||||||
|
rsync
|
||||||
|
LOAD_REG a4, 4
|
||||||
|
LOAD_REG a5, 5
|
||||||
|
LOAD_REG a6, 6
|
||||||
|
LOAD_REG a7, 7
|
||||||
|
LOAD_REG a8, 8
|
||||||
|
LOAD_REG a9, 9
|
||||||
|
LOAD_REG a10, 10
|
||||||
|
LOAD_REG a11, 11
|
||||||
|
LOAD_REG a12, 12
|
||||||
|
LOAD_REG a13, 13
|
||||||
|
LOAD_REG a14, 14
|
||||||
|
LOAD_REG a15, 15
|
||||||
|
LOAD_REG a2, -5
|
||||||
|
LOAD_REG a3, -4
|
||||||
|
wsr.epc1 a2
|
||||||
|
wsr.exccause a3
|
||||||
|
LOAD_REG a2, -3
|
||||||
|
LOAD_REG a3, -2
|
||||||
|
wsr.excvaddr a2
|
||||||
|
wsr.excsave1 a3
|
||||||
|
LOAD_REG a0, 0
|
||||||
|
/* set dport nmi status bit 0 (wDev_ProcessFiq clears & verifies this bit stays cleared,
|
||||||
|
see http://esp8266-re.foogod.com/wiki/WDev_ProcessFiq_%28IoT_RTOS_SDK_0.9.9%29) */
|
||||||
|
movi a2, 0x3ff00000
|
||||||
|
movi a3, 0x1
|
||||||
|
s32i a3, a2, 0
|
||||||
|
LOAD_REG a2, 2
|
||||||
|
LOAD_REG a3, 3
|
||||||
|
LOAD_REG a1, 1
|
||||||
|
rfi 0x3
|
||||||
|
|
||||||
|
/* Some UserException causes, see table Table 4–64 in ISA reference */
|
||||||
|
CAUSE_SYSCALL = 1
|
||||||
|
CAUSE_LVL1INT = 4
|
||||||
|
|
||||||
|
.type CallUserExceptionHandler, @function
|
||||||
|
CallUserExceptionHandler:
|
||||||
|
rsr.exccause a0
|
||||||
|
beqi a0, CAUSE_SYSCALL, UserSyscallHandler
|
||||||
|
mov a0, sp
|
||||||
|
addi sp, sp, -0x50
|
||||||
|
s32i a0, sp, 0x10
|
||||||
|
rsr.ps a0
|
||||||
|
s32i a0, sp, 0x08
|
||||||
|
rsr.epc1 a0
|
||||||
|
s32i a0, sp, 0x04
|
||||||
|
rsr.excsave1 a0 /* a0 was saved in UserExceptionVector */
|
||||||
|
s32i a0, sp, 0x0c
|
||||||
|
movi a0, _xt_user_exit
|
||||||
|
s32i a0, sp, 0x0
|
||||||
|
call0 sdk__xt_int_enter
|
||||||
|
movi a0, 0x23
|
||||||
|
wsr.ps a0
|
||||||
|
rsync
|
||||||
|
rsr.exccause a2
|
||||||
|
beqi a2, CAUSE_LVL1INT, UserHandleInterrupt
|
||||||
|
/* Any UserException cause other than level 1 interrupt triggers a panic */
|
||||||
|
UserFailOtherExceptionCause:
|
||||||
|
break 1, 1
|
||||||
|
call0 sdk_user_fatal_exception_handler
|
||||||
|
UserHandleInterrupt:
|
||||||
|
rsil a0, 1
|
||||||
|
rsr.intenable a2
|
||||||
|
rsr.interrupt a3
|
||||||
|
movi a4, 0x3fff
|
||||||
|
and a2, a2, a3
|
||||||
|
and a2, a2, a4 /* a2 = 0x3FFF & INTENABLE & INTERRUPT */
|
||||||
|
UserHandleTimer:
|
||||||
|
movi a3, 0xffbf
|
||||||
|
and a3, a2, a3 /* a3 = a2 & 0xFFBF, ie remove 0x40 from a2 if set */
|
||||||
|
bnez a3, UserTimerDone /* bits other than 0x40 are set */
|
||||||
|
movi a3, 0x40
|
||||||
|
sub a12, a2, a3 /* a12 - a2 - 0x40 - I think a12 _must_ be zero here? */
|
||||||
|
call0 sdk__xt_timer_int /* tick timer interrupt */
|
||||||
|
mov a2, a12 /* restore a2 from a12, ie zero */
|
||||||
|
beqz a2, UserIntDone
|
||||||
|
UserTimerDone:
|
||||||
|
call0 _xt_isr_handler
|
||||||
|
bnez a2, UserHandleTimer
|
||||||
|
UserIntDone:
|
||||||
|
beqz a2, UserIntExit
|
||||||
|
break 1, 1 /* non-zero remnant in a2 means fail */
|
||||||
|
call0 sdk_user_fatal_exception_handler
|
||||||
|
UserIntExit:
|
||||||
|
call0 sdk__xt_int_exit /* calls rfi */
|
||||||
|
|
||||||
|
/* As far as I can tell, the syscall handler is basically a no-op */
|
||||||
|
UserSyscallHandler:
|
||||||
|
addi sp, sp, -0x10
|
||||||
|
s32i a2, sp, 0x08
|
||||||
|
s32i a2, sp, 0x0c
|
||||||
|
rsr.epc1 a2
|
||||||
|
addi a3, a2, 0x3
|
||||||
|
wsr.epc1 a3
|
||||||
|
l32i a2, sp, 0x8
|
||||||
|
l32i a3, sp, 0xc
|
||||||
|
addi sp, sp, 0x10
|
||||||
|
movi a0, 0x7f
|
||||||
|
movnez a2, a0, a2
|
||||||
|
rsr.excsave1 a0
|
||||||
|
rfe
|
||||||
|
|
||||||
|
.global _xt_user_exit
|
||||||
|
.type _xt_user_exit, @function
|
||||||
|
_xt_user_exit:
|
||||||
|
l32i a0, sp, 0x8
|
||||||
|
wsr.ps a0
|
||||||
|
l32i a0, sp, 0x4
|
||||||
|
wsr.epc1 a0
|
||||||
|
l32i a0, sp, 0xc
|
||||||
|
l32i sp, sp, 0x10
|
||||||
|
rsync
|
||||||
|
rfe
|
||||||
|
|
|
@ -16,7 +16,7 @@
|
||||||
#include <common_macros.h>
|
#include <common_macros.h>
|
||||||
|
|
||||||
void sdk__xt_int_exit (void);
|
void sdk__xt_int_exit (void);
|
||||||
void sdk__xt_user_exit (void);
|
void _xt_user_exit (void);
|
||||||
void sdk__xt_tick_timer_init (void);
|
void sdk__xt_tick_timer_init (void);
|
||||||
void sdk__xt_timer_int1(void);
|
void sdk__xt_timer_int1(void);
|
||||||
|
|
||||||
|
|
|
@ -90,11 +90,6 @@ PHDRS
|
||||||
|
|
||||||
/* Default entry point: */
|
/* Default entry point: */
|
||||||
ENTRY(call_user_start)
|
ENTRY(call_user_start)
|
||||||
EXTERN(sdk__DebugExceptionVector)
|
|
||||||
EXTERN(sdk__DoubleExceptionVector)
|
|
||||||
EXTERN(sdk__KernelExceptionVector)
|
|
||||||
EXTERN(sdk__NMIExceptionVector)
|
|
||||||
EXTERN(sdk__UserExceptionVector)
|
|
||||||
PROVIDE(_memmap_vecbase_reset = 0x40000000);
|
PROVIDE(_memmap_vecbase_reset = 0x40000000);
|
||||||
/* Various memory-map dependent cache attribute settings: */
|
/* Various memory-map dependent cache attribute settings: */
|
||||||
_memmap_cacheattr_wb_base = 0x00000110;
|
_memmap_cacheattr_wb_base = 0x00000110;
|
||||||
|
@ -196,13 +191,6 @@ SECTIONS
|
||||||
_rodata_end = ABSOLUTE(.);
|
_rodata_end = ABSOLUTE(.);
|
||||||
} >dram0_0_seg :dram0_0_phdr
|
} >dram0_0_seg :dram0_0_phdr
|
||||||
|
|
||||||
.UserExceptionVector.literal : AT(LOADADDR(.rodata) + (ADDR(.UserExceptionVector.literal) - ADDR(.rodata))) ALIGN(4)
|
|
||||||
{
|
|
||||||
_UserExceptionVector_literal_start = ABSOLUTE(.);
|
|
||||||
*(.UserExceptionVector.literal)
|
|
||||||
_UserExceptionVector_literal_end = ABSOLUTE(.);
|
|
||||||
} >dram0_0_seg :dram0_0_phdr
|
|
||||||
|
|
||||||
.bss ALIGN(8) (NOLOAD) : ALIGN(4)
|
.bss ALIGN(8) (NOLOAD) : ALIGN(4)
|
||||||
{
|
{
|
||||||
. = ALIGN (8);
|
. = ALIGN (8);
|
||||||
|
@ -231,30 +219,8 @@ SECTIONS
|
||||||
{
|
{
|
||||||
_stext = .;
|
_stext = .;
|
||||||
_text_start = ABSOLUTE(.);
|
_text_start = ABSOLUTE(.);
|
||||||
*(.UserEnter.text)
|
|
||||||
. = ALIGN(16);
|
|
||||||
*(.DebugExceptionVector.text)
|
|
||||||
. = ALIGN(16);
|
|
||||||
*(.NMIExceptionVector.text)
|
|
||||||
. = ALIGN(16);
|
|
||||||
*(.KernelExceptionVector.text)
|
|
||||||
LONG(0)
|
|
||||||
LONG(0)
|
|
||||||
LONG(0)
|
|
||||||
LONG(0)
|
|
||||||
. = ALIGN(16);
|
|
||||||
*(.UserExceptionVector.text)
|
|
||||||
LONG(0)
|
|
||||||
LONG(0)
|
|
||||||
LONG(0)
|
|
||||||
LONG(0)
|
|
||||||
. = ALIGN(16);
|
|
||||||
*(.DoubleExceptionVector.text)
|
|
||||||
LONG(0)
|
|
||||||
LONG(0)
|
|
||||||
LONG(0)
|
|
||||||
LONG(0)
|
|
||||||
. = ALIGN (16);
|
. = ALIGN (16);
|
||||||
|
*(.vecbase.text)
|
||||||
*(.entry.text)
|
*(.entry.text)
|
||||||
*(.init.literal)
|
*(.init.literal)
|
||||||
*(.init)
|
*(.init)
|
||||||
|
|
|
@ -1,3 +1,4 @@
|
||||||
# Object files to be removed from libmain
|
# Object files to be removed from libmain
|
||||||
printf-stdarg.o
|
printf-stdarg.o
|
||||||
libc.o
|
libc.o
|
||||||
|
xtensa_vectors.o
|
||||||
|
|
Loading…
Reference in a new issue