j3d1/fiatlux
1
0
Fork 1
Code Issues 18 Pull requests Projects Releases 2 Wiki Activity

Compare commits

base: j3d1:jedi/dev/cc48
Branches Tags
j3d1:stable
j3d1:jedi/dev/cc48_bootloader
j3d1:jedi/dev/regallicht
j3d1:jedi/pcbv3
j3d1:jedi/dev/cc48_firmware
j3d1:jedi/dev/wifi
j3d1:jedi/dev/pxelflut
j3d1:jedi/dev/ntp
j3d1:jedi/dev/bus
j3d1:jedi/cc48
j3d1:jedi/dev/cc48
j3d1:jedi/bus
j3d1:jedi/dev/cv24
j3d1:stash
j3d1:jedi/dev/http
j3d1:jedi/dev/noctis
j3d1:jedi/dev/test0
j3d1:jedi/dev/lux
j3d1:jedi/dev/ota
j3d1:jedi/dev/syslog
j3d1:eleon/dev/mqtt
j3d1:jedi/dev/mqtt
j3d1:7m9/dev/replace_perl
j3d1:jedi/timed_night_light
j3d1:jedi/dev/case
j3d1:cc48v1
j3d1:v0.2
j3d1:v0.1
..
compare: j3d1:stable
Branches Tags
j3d1:jedi/dev/cc48_bootloader
j3d1:jedi/dev/regallicht
j3d1:jedi/pcbv3
j3d1:jedi/dev/cc48_firmware
j3d1:jedi/dev/wifi
j3d1:jedi/dev/pxelflut
j3d1:jedi/dev/ntp
j3d1:stable
j3d1:jedi/dev/bus
j3d1:jedi/cc48
j3d1:jedi/dev/cc48
j3d1:jedi/bus
j3d1:jedi/dev/cv24
j3d1:stash
j3d1:jedi/dev/http
j3d1:jedi/dev/noctis
j3d1:jedi/dev/test0
j3d1:jedi/dev/lux
j3d1:jedi/dev/ota
j3d1:jedi/dev/syslog
j3d1:eleon/dev/mqtt
j3d1:jedi/dev/mqtt
j3d1:7m9/dev/replace_perl
j3d1:jedi/timed_night_light
j3d1:jedi/dev/case
j3d1:cc48v1
j3d1:v0.2
j3d1:v0.1

2 commits
jedi/dev/c ... stable

Author SHA1 Message Date
jedi
8209a9a936 minify web content
Some checks failed
continuous-integration/drone/push Build is failing
Details
2023-02-12 08:54:29 +01:00
jedi
b10103377d update ignore files 2022-07-04 21:05:22 +02:00
24 changed files with 7478 additions and 63053 deletions
Show stats Expand all files Collapse all files

10
.build.yml
View file

@ -9,13 +9,15 @@ steps:
- name: submodules
image: alpine/git
commands:
- git submodule update --init --recursive
- git submodule update --init --recursive --depth 1
- name: firmware
image: docker-repo.service.intern.lab.or.it:5000/fiatlux-build-env
depends_on: [ submodules ]
commands:
- export PATH=$(pwd)/modules/sdk/xtensa-lx106-elf/bin:$PATH
- apt update
- apt install -y minify
- make firmware -j$(nproc)
- name: pcb
@ -23,8 +25,7 @@ steps:
commands:
- apt update
- apt install -y make zip
- make pcb -j$(nproc) BOARD=fiatlux
- make pcb -j$(nproc) BOARD=fiatlux_cc48
- make pcb -j$(nproc)
- name: case
image: debian:sid
@ -59,8 +60,7 @@ steps:
files:
- firmware/firmware/fiatlux.bin
- firmware/otaflash.py
- pcb/fiatlux_pcb.zip
- pcb/fiatlux_cc48_pcb.zip
- pcb/pcb.zip
checksum:
- sha512
- md5

6
Makefile
View file

@ -1,4 +1,3 @@
.PHONY: firmware flash firmware_docker case pcb
all: firmware case pcb
@ -19,6 +18,11 @@ clean:
+@make -C firmware clean
+@make -C pcb clean
flash_docker:
sh -c "docker build -t fiatlux_firmware_env docker/firmware"
sh -c "docker run --volume "$$(pwd)"/firmware:/app/firmware --device=/dev/ttyUSB0 fiatlux_firmware_env make -C firmware flash"
firmware_docker:
sh -c "docker build -t fiatlux_firmware_env docker/firmware"
sh -c "docker run --volume "$$(pwd)"/firmware:/app/firmware fiatlux_firmware_env make -C firmware html all"

6
firmware/Makefile
View file

@ -2,11 +2,11 @@ PROGRAM=fiatlux
EXTRA_CFLAGS=-O3 -Ibuild/gen -DLWIP_NETIF_HOSTNAME=1
EXTRA_COMPONENTS=extras/i2s_dma extras/ws2812_i2s extras/dhcpserver extras/rboot-ota extras/mbedtls extras/httpd extras/sntp extras/cpp_support
EXTRA_COMPONENTS=extras/i2s_dma extras/ws2812_i2s extras/dhcpserver extras/rboot-ota extras/mbedtls extras/httpd extras/sntp extras/cpp_support extras/paho_mqtt_c
LIBS = hal m
FLASH_MODE = dio
FLASH_MODE = qio
include ../modules/rtos/common.mk
@ -15,7 +15,7 @@ html: build/gen/fsdata.c
build/gen/fsdata.c: webdir/index.html webdir/404.html webdir/css/picnic.min.css webdir/css/style.css webdir/js/smoothie_min.js
@echo "Generating fsdata.."
@mkdir -p $(dir $@)
@./mkwebfs.py --gzip -o $@ $^
@./mkwebfs.py --gzip --minify -o $@ $^
test: unittest systest

68
firmware/mkwebfs.py
View file

@ -2,6 +2,7 @@
import os
import gzip
import argparse
import subprocess
parser = argparse.ArgumentParser()
parser.add_argument('-o', '--output', help='Output file name', default='stdout')
@ -9,6 +10,9 @@ parser.add_argument('-W', '--webroot', help='Output file name', default='webdir/
parser.add_argument('--gzip', dest='gzip', action='store_true')
parser.add_argument('--no-gzip', dest='gzip', action='store_false')
parser.set_defaults(gzip=False)
parser.add_argument('--minify', dest='minify', action='store_true')
parser.add_argument('--no-minify', dest='minify', action='store_false')
parser.set_defaults(minify=False)
parser.add_argument('--header', dest='header', action='store_true')
parser.add_argument('--no-header', dest='header', action='store_false')
parser.set_defaults(header=True)
@ -16,6 +20,31 @@ parser.add_argument('input', nargs='+', default=os.getcwd())
args = parser.parse_args()
def mimeFromName(name):
if name.endswith(".html") or name.endswith(".htm") or name.endswith(".shtml") or name.endswith(
".shtm") or name.endswith(".ssi"):
return "text/html"
if name.endswith(".js"):
return "application/x-javascript"
if name.endswith(".css"):
return "text/css"
if name.endswith(".ico"):
return "image/x-icon"
if name.endswith(".gif"):
return "image/gif"
if name.endswith(".png"):
return "image/png"
if name.endswith(".jpg"):
return "image/jpeg"
if name.endswith(".bmp"):
return "image/bmp"
if name.endswith(".class"):
return "application/octet-stream"
if name.endswith(".ram"):
return "audio/x-pn-realaudio"
return "text/plain"
def dumpBin2CHex(f, b):
oStr = "\t"
n = 0
@ -41,40 +70,28 @@ for file in httpFiles:
webPath = ("/" + file.removeprefix(args.webroot)).replace("//", "/")
print("{} > {}".format(file, webPath))
mimeType = mimeFromName(file)
if args.header:
if ("404" in file):
response = b'HTTP/1.0 404 File not found\r\n'
else:
response = b'HTTP/1.0 200 OK\r\n'
response += b"lwIP/1.4.1 (http://savannah.nongnu.org/projects/lwip)\r\n"
fext = file.split('.')[-1]
ctype = b'Content-type: text/plain\r\n'
if (fext.endswith("html") or fext.endswith("htm") or fext.endswith("shtml") or fext.endswith(
"shtm") or fext.endswith("ssi")):
ctype = b'Content-type: text/html\r\n'
if (fext.endswith("js")):
ctype = b'Content-type: application/x-javascript\r\n'
if (fext.endswith("css")):
ctype = b'Content-type: text/css\r\n'
if (fext.endswith("ico")):
ctype = b'Content-type: image/x-icon\r\n'
if (fext.endswith("gif")):
ctype = b'Content-type: image/gif\r\n'
if (fext.endswith("png")):
ctype = b'Content-type: image/png\r\n'
if(fext.endswith("jpg")):
ctype = b'Content-type: image/jpeg\r\n'
if(fext.endswith("bmp")):
ctype = b'Content-type: image/bmp\r\n'
if(fext.endswith("class")):
ctype = b'Content-type: application/octet-stream\r\n'
if(fext.endswith("ram")):
ctype = b'Content-type: audio/x-pn-realaudio\r\n'
response += ctype
response += b'Content-type: ' + mimeType.encode() + b'\r\n'
binFile = open(file, 'rb')
binData = binFile.read()
compEff = False
if args.minify:
p = subprocess.Popen(["minify", "--html-keep-document-tags", "--mime", mimeType], stdin=subprocess.PIPE,
stdout=subprocess.PIPE)
minData = p.communicate(binData)[0]
if len(minData) < len(binData):
print("- Minify: {} -> {}".format(len(binData), len(minData)))
compEff = True
binData = minData
if args.gzip:
compData = gzip.compress(binData, 9)
if len(compData) < len(binData):
@ -103,7 +120,8 @@ for file in httpFiles:
f_fsdata_c.write("};\n\n")
f_fsdata_c.write("const struct fsdata_file {}[] = {{{{\n {},\n {}, {} + {}, sizeof({}) - {}, 1 }}}};\n\n"
.format(escFileFile, lastFileStruct, escFileData, escFileData, len(fnameBin), escFileData, len(fnameBin)))
.format(escFileFile, lastFileStruct, escFileData, escFileData, len(fnameBin), escFileData,
len(fnameBin)))
# TODO: The last value is 1 if args.header == True
lastFileStruct = escFileFile

2
modules/rtos

@ -1 +1 @@
Subproject commit a8217311e0d8547127b69b7c4ead62ed3aa87b79
Subproject commit 7faa16b07ce0d606f9525a316990da5b58e61314

5
pcb/.gitignore vendored
View file

@ -16,7 +16,6 @@ _autosave-*
*-save.pro
*-save.kicad_pcb
fp-info-cache
*-backups/
# Netlist files (exported from Eeschema)
*.net
@ -32,6 +31,8 @@ fp-info-cache
*.wrl
*.step
*-bak
*-backups/
gen/
pcb.zip
report.txt

58
pcb/Makefile
View file

@ -1,54 +1,52 @@
.NOTPARALLEL: gen/fab/$(BOARD)-F_Cu.gbr gen/fab/$(BOARD)-B_Cu.gbr gen/fab/$(BOARD)-F_Mask.gbr gen/fab/$(BOARD)-B_Mask.gbr gen/fab/$(BOARD)-F_Paste.gbr gen/fab/$(BOARD)-B_Paste.gbr gen/fab/$(BOARD)-F_SilkS.gbr gen/fab/$(BOARD)-B_SilkS.gbr
.NOTPARALLEL: gen/fab/fiatlux-F_Cu.gbr gen/fab/fiatlux-B_Cu.gbr gen/fab/fiatlux-F_Mask.gbr gen/fab/fiatlux-B_Mask.gbr gen/fab/fiatlux-F_Paste.gbr gen/fab/fiatlux-B_Paste.gbr gen/fab/fiatlux-F_SilkS.gbr gen/fab/fiatlux-B_SilkS.gbr
all: test fab doc pcb
all: test fab doc pcb.zip
test: gen/$(BOARD)-drc.txt gen/$(BOARD)-erc.txt
pcb: $(BOARD)_pcb.zip
doc: gen/$(BOARD).pdf gen/$(BOARD)-front.svg gen/$(BOARD)-back.svg
fab: test gen/$(BOARD)_fab.zip gen/$(BOARD).csv gen/$(BOARD)-top-pos.csv
$(BOARD)_pcb.zip: fab doc
pcb.zip: fab doc
@mkdir -p gen
cd gen; zip -r ../$(BOARD)_pcb.zip $(BOARD)_fab.zip $(BOARD).csv $(BOARD)-top-pos.csv $(BOARD)-front.svg $(BOARD)-back.svg $(BOARD).pdf
cd gen; zip -r ../$(BOARD)_debug.zip .
@cd gen; zip -r ../pcb.zip fab.zip fiatlux.csv fiatlux-top-pos.csv fiatlux-front.svg fiatlux-back.svg fiatlux.pdf
@cd gen; zip -r ../debug.zip .
gen/$(BOARD)_fab.zip: gen/fab/$(BOARD)-F_Cu.gbr gen/fab/$(BOARD)-B_Cu.gbr gen/fab/$(BOARD)-F_Mask.gbr gen/fab/$(BOARD)-B_Mask.gbr
gen/$(BOARD)_fab.zip: gen/fab/$(BOARD)-F_Paste.gbr gen/fab/$(BOARD)-B_Paste.gbr gen/fab/$(BOARD)-F_SilkS.gbr gen/fab/$(BOARD)-B_SilkS.gbr
test: gen/fiatlux-drc.txt gen/fiatlux-erc.txt
doc: gen/fiatlux.pdf gen/fiatlux-front.svg gen/fiatlux-back.svg
fab: test gen/fab.zip gen/fiatlux.csv gen/fiatlux-top-pos.csv
gen/fab.zip: gen/fab/fiatlux-F_Cu.gbr gen/fab/fiatlux-B_Cu.gbr gen/fab/fiatlux-F_Mask.gbr gen/fab/fiatlux-B_Mask.gbr
gen/fab.zip: gen/fab/fiatlux-F_Paste.gbr gen/fab/fiatlux-B_Paste.gbr gen/fab/fiatlux-F_SilkS.gbr gen/fab/fiatlux-B_SilkS.gbr
@mkdir -p gen/fab
cd gen/fab; zip -r ../$(BOARD)_fab.zip *.gbr
@cd gen/fab; zip -r ../fab.zip *.gbr
gen/$(BOARD)-erc.txt: $(BOARD).kiplot.yaml $(BOARD).kicad_pro $(BOARD).kicad_pcb
gen/fiatlux-erc.txt: fiatlux.kiplot.yaml fiatlux.pro fiatlux.kicad_pcb
@mkdir -p gen
kibot -d gen -c $(BOARD).kiplot.yaml -s update_xml,run_drc -i
kibot -d gen -c fiatlux.kiplot.yaml -s update_xml,run_drc -i
gen/$(BOARD)-drc.txt: $(BOARD).kiplot.yaml $(BOARD).kicad_pro $(BOARD).kicad_sch
gen/fiatlux-drc.txt: fiatlux.kiplot.yaml fiatlux.pro fiatlux.sch
@mkdir -p gen
kibot -d gen -c $(BOARD).kiplot.yaml -s update_xml,run_erc -i
kibot -d gen -c fiatlux.kiplot.yaml -s update_xml,run_erc -i
gen/fab/%.gbr: $(BOARD).kiplot.yaml $(BOARD).kicad_pro $(BOARD).kicad_pcb
gen/fab/%.gbr: fiatlux.kiplot.yaml fiatlux.pro fiatlux.kicad_pcb
@mkdir -p gen
kibot -d gen -c $(BOARD).kiplot.yaml -s all print_front gerbers
kibot -d gen -c fiatlux.kiplot.yaml -s all print_front gerbers
gen/$(BOARD)-top-pos.csv: $(BOARD).kiplot.yaml $(BOARD).kicad_pro $(BOARD).kicad_pcb
gen/fiatlux-top-pos.csv: fiatlux.kiplot.yaml fiatlux.pro fiatlux.kicad_pcb
@mkdir -p gen
kibot -d gen -c $(BOARD).kiplot.yaml -s all print_front position
kibot -d gen -c fiatlux.kiplot.yaml -s all print_front position
gen/$(BOARD).csv: $(BOARD).kiplot.yaml $(BOARD).kicad_pro $(BOARD).kicad_pcb
gen/fiatlux.csv: fiatlux.kiplot.yaml fiatlux.pro fiatlux.kicad_pcb
@mkdir -p gen
kibot -d gen -c $(BOARD).kiplot.yaml -s all print_front bom
kibot -d gen -c fiatlux.kiplot.yaml -s all print_front bom
gen/$(BOARD).pdf: $(BOARD).kiplot.yaml $(BOARD).kicad_pro $(BOARD).kicad_sch
gen/fiatlux.pdf: fiatlux.kiplot.yaml fiatlux.pro fiatlux.sch
@mkdir -p gen
kibot -d gen -c $(BOARD).kiplot.yaml -s run_drc,run_erc print_sch
kibot -d gen -c fiatlux.kiplot.yaml -s run_drc,run_erc print_sch
gen/$(BOARD)-front.svg: $(BOARD).kicad_pcb
gen/fiatlux-front.svg: fiatlux.kicad_pcb
@mkdir -p gen
pcbdraw --libs default $< $@
gen/$(BOARD)-back.svg: $(BOARD).kicad_pcb
gen/fiatlux-back.svg: fiatlux.kicad_pcb
@mkdir -p gen
pcbdraw --libs default --back $< $@

24741
pcb/fiatlux.kicad_pcb
View file

File diff suppressed because it is too large Load diff

431
pcb/fiatlux.kicad_pro
View file

@ -1,431 +0,0 @@
{
"board": {
"design_settings": {
"defaults": {
"board_outline_line_width": 0.09999999999999999,
"copper_line_width": 0.19999999999999998,
"copper_text_italic": false,
"copper_text_size_h": 1.5,
"copper_text_size_v": 1.5,
"copper_text_thickness": 0.3,
"copper_text_upright": false,
"courtyard_line_width": 0.049999999999999996,
"dimension_precision": 4,
"dimension_units": 3,
"dimensions": {
"arrow_length": 1270000,
"extension_offset": 500000,
"keep_text_aligned": true,
"suppress_zeroes": false,
"text_position": 0,
"units_format": 1
},
"fab_line_width": 0.09999999999999999,
"fab_text_italic": false,
"fab_text_size_h": 1.0,
"fab_text_size_v": 1.0,
"fab_text_thickness": 0.15,
"fab_text_upright": false,
"other_line_width": 0.09999999999999999,
"other_text_italic": false,
"other_text_size_h": 1.0,
"other_text_size_v": 1.0,
"other_text_thickness": 0.15,
"other_text_upright": false,
"pads": {
"drill": 0.65,
"height": 0.65,
"width": 0.65
},
"silk_line_width": 0.15,
"silk_text_italic": false,
"silk_text_size_h": 1.0,
"silk_text_size_v": 1.0,
"silk_text_thickness": 0.15,
"silk_text_upright": false,
"zones": {
"45_degree_only": false,
"min_clearance": 0.508
}
},
"diff_pair_dimensions": [],
"drc_exclusions": [],
"meta": {
"filename": "board_design_settings.json",
"version": 2
},
"rule_severities": {
"annular_width": "error",
"clearance": "error",
"copper_edge_clearance": "error",
"courtyards_overlap": "error",
"diff_pair_gap_out_of_range": "error",
"diff_pair_uncoupled_length_too_long": "error",
"drill_out_of_range": "error",
"duplicate_footprints": "warning",
"extra_footprint": "warning",
"footprint_type_mismatch": "error",
"hole_clearance": "error",
"hole_near_hole": "error",
"invalid_outline": "error",
"item_on_disabled_layer": "error",
"items_not_allowed": "error",
"length_out_of_range": "error",
"malformed_courtyard": "error",
"microvia_drill_out_of_range": "error",
"missing_courtyard": "ignore",
"missing_footprint": "warning",
"net_conflict": "warning",
"npth_inside_courtyard": "ignore",
"padstack": "error",
"pth_inside_courtyard": "ignore",
"shorting_items": "error",
"silk_over_copper": "warning",
"silk_overlap": "warning",
"skew_out_of_range": "error",
"through_hole_pad_without_hole": "error",
"too_many_vias": "error",
"track_dangling": "warning",
"track_width": "error",
"tracks_crossing": "error",
"unconnected_items": "error",
"unresolved_variable": "error",
"via_dangling": "warning",
"zone_has_empty_net": "error",
"zones_intersect": "error"
},
"rule_severitieslegacy_courtyards_overlap": true,
"rule_severitieslegacy_no_courtyard_defined": false,
"rules": {
"allow_blind_buried_vias": false,
"allow_microvias": false,
"max_error": 0.005,
"min_clearance": 0.0,
"min_copper_edge_clearance": 0.049999999999999996,
"min_hole_clearance": 0.25,
"min_hole_to_hole": 0.25,
"min_microvia_diameter": 0.19999999999999998,
"min_microvia_drill": 0.09999999999999999,
"min_silk_clearance": 0.0,
"min_through_hole_diameter": 0.3,
"min_track_width": 0.19999999999999998,
"min_via_annular_width": 0.049999999999999996,
"min_via_diameter": 0.39999999999999997,
"use_height_for_length_calcs": true
},
"track_widths": [
0.0,
0.25,
0.5,
1.0,
2.0
],
"via_dimensions": [],
"zones_allow_external_fillets": false,
"zones_use_no_outline": true
},
"layer_presets": []
},
"boards": [],
"cvpcb": {
"equivalence_files": []
},
"erc": {
"erc_exclusions": [],
"meta": {
"version": 0
},
"pin_map": [
[
0,
0,
0,
0,
0,
0,
1,
0,
0,
0,
0,
2
],
[
0,
2,
0,
1,
0,
0,
1,
0,
2,
2,
2,
2
],
[
0,
0,
0,
0,
0,
0,
1,
0,
1,
0,
1,
2
],
[
0,
1,
0,
0,
0,
0,
1,
1,
2,
1,
1,
2
],
[
0,
0,
0,
0,
0,
0,
1,
0,
0,
0,
0,
2
],
[
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
2
],
[
1,
1,
1,
1,
1,
0,
1,
1,
1,
1,
1,
2
],
[
0,
0,
0,
1,
0,
0,
1,
0,
0,
0,
0,
2
],
[
0,
2,
1,
2,
0,
0,
1,
0,
2,
2,
2,
2
],
[
0,
2,
0,
1,
0,
0,
1,
0,
2,
0,
0,
2
],
[
0,
2,
1,
1,
0,
0,
1,
0,
2,
0,
0,
2
],
[
2,
2,
2,
2,
2,
2,
2,
2,
2,
2,
2,
2
]
],
"rule_severities": {
"bus_definition_conflict": "error",
"bus_entry_needed": "error",
"bus_label_syntax": "error",
"bus_to_bus_conflict": "error",
"bus_to_net_conflict": "error",
"different_unit_footprint": "error",
"different_unit_net": "error",
"duplicate_reference": "error",
"duplicate_sheet_names": "error",
"extra_units": "error",
"global_label_dangling": "warning",
"hier_label_mismatch": "error",
"label_dangling": "error",
"lib_symbol_issues": "warning",
"multiple_net_names": "warning",
"net_not_bus_member": "warning",
"no_connect_connected": "warning",
"no_connect_dangling": "warning",
"pin_not_connected": "error",
"pin_not_driven": "error",
"pin_to_pin": "warning",
"power_pin_not_driven": "error",
"similar_labels": "warning",
"unannotated": "error",
"unit_value_mismatch": "error",
"unresolved_variable": "error",
"wire_dangling": "error"
}
},
"libraries": {
"pinned_footprint_libs": [],
"pinned_symbol_libs": []
},
"meta": {
"filename": "fiatlux.kicad_pro",
"version": 1
},
"net_settings": {
"classes": [
{
"bus_width": 12.0,
"clearance": 0.127,
"diff_pair_gap": 0.25,
"diff_pair_via_gap": 0.25,
"diff_pair_width": 0.2,
"line_style": 0,
"microvia_diameter": 0.3,
"microvia_drill": 0.1,
"name": "Default",
"pcb_color": "rgba(0, 0, 0, 0.000)",
"schematic_color": "rgba(0, 0, 0, 0.000)",
"track_width": 0.25,
"via_diameter": 0.8,
"via_drill": 0.4,
"wire_width": 6.0
}
],
"meta": {
"version": 2
},
"net_colors": null
},
"pcbnew": {
"last_paths": {
"gencad": "",
"idf": "",
"netlist": "fiatlux.net",
"specctra_dsn": "",
"step": "",
"vrml": ""
},
"page_layout_descr_file": ""
},
"schematic": {
"annotate_start_num": 0,
"drawing": {
"default_line_thickness": 6.0,
"default_text_size": 50.0,
"field_names": [],
"intersheets_ref_own_page": false,
"intersheets_ref_prefix": "",
"intersheets_ref_short": false,
"intersheets_ref_show": false,
"intersheets_ref_suffix": "",
"junction_size_choice": 3,
"label_size_ratio": 0.25,
"pin_symbol_size": 0.0,
"text_offset_ratio": 0.08
},
"legacy_lib_dir": "",
"legacy_lib_list": [],
"meta": {
"version": 1
},
"net_format_name": "Pcbnew",
"ngspice": {
"fix_include_paths": true,
"fix_passive_vals": false,
"meta": {
"version": 0
},
"model_mode": 0,
"workbook_filename": ""
},
"page_layout_descr_file": "",
"plot_directory": "",
"spice_adjust_passive_values": false,
"spice_external_command": "spice \"%I\"",
"subpart_first_id": 65,
"subpart_id_separator": 0
},
"sheets": [
[
"ab06324e-b31e-4d03-a693-31b71a6eda60",
""
],
[
"00000000-0000-0000-0000-00006078273a",
"Power"
]
],
"text_variables": {}
}

4169
pcb/fiatlux.kicad_sch
View file

File diff suppressed because it is too large Load diff

19
pcb/fiatlux.pretty/PCD0503.kicad_mod
View file

@ -1,19 +0,0 @@
(footprint "PCD0503" (version 20211014) (generator pcbnew)
(layer "F.Cu")
(tedit 0)
(attr smd)
(fp_text reference "REF**" (at 0 -3.81 unlocked) (layer "F.SilkS")
(effects (font (size 1 1) (thickness 0.15)))
(tstamp 09aa77aa-1b1d-4f01-b2d0-d5978b923fb4)
)
(fp_text value "PCD0503" (at 0 0 unlocked) (layer "F.Fab")
(effects (font (size 1 1) (thickness 0.15)))
(tstamp ec745fed-a8d9-43c7-9d64-d3e27a841c31)
)
(fp_text user "${REFERENCE}" (at 0 3.81 unlocked) (layer "F.Fab")
(effects (font (size 1 1) (thickness 0.15)))
(tstamp ceeda9af-64d9-4d88-9ed0-bbe44d46c774)
)
(pad "1" smd rect (at 0 -1.925) (size 5.5 2.15) (layers "F.Cu" "F.Paste" "F.Mask") (tstamp ee6f7f65-d812-452b-b189-2059b03755e4))
(pad "2" smd rect (at 0 1.925) (size 5.5 2.15) (layers "F.Cu" "F.Paste" "F.Mask") (tstamp 30e6e681-14dc-42d0-a157-b89020ef83b3))
)

252
pcb/fiatlux.pro Normal file
View file

@ -0,0 +1,252 @@
update=Mo 12 Jul 2021 16:48:53 CEST
version=1
last_client=kicad
[general]
version=1
RootSch=
BoardNm=
[cvpcb]
version=1
NetIExt=net
[eeschema]
version=1
LibDir=
[eeschema/libraries]
[schematic_editor]
version=1
PageLayoutDescrFile=
PlotDirectoryName=
SubpartIdSeparator=0
SubpartFirstId=65
NetFmtName=Pcbnew
SpiceAjustPassiveValues=0
LabSize=50
ERC_TestSimilarLabels=1
[pcbnew]
version=1
PageLayoutDescrFile=
LastNetListRead=fiatlux.net
CopperLayerCount=2
BoardThickness=1.6
AllowMicroVias=0
AllowBlindVias=0
RequireCourtyardDefinitions=0
ProhibitOverlappingCourtyards=1
MinTrackWidth=0.2
MinViaDiameter=0.4
MinViaDrill=0.3
MinMicroViaDiameter=0.2
MinMicroViaDrill=0.09999999999999999
MinHoleToHole=0.25
TrackWidth1=0.25
TrackWidth2=0.25
TrackWidth3=0.5
TrackWidth4=1
TrackWidth5=2
ViaDiameter1=0.8
ViaDrill1=0.4
dPairWidth1=0.2
dPairGap1=0.25
dPairViaGap1=0.25
SilkLineWidth=0.15
SilkTextSizeV=1
SilkTextSizeH=1
SilkTextSizeThickness=0.15
SilkTextItalic=0
SilkTextUpright=1
CopperLineWidth=0.2
CopperTextSizeV=1.5
CopperTextSizeH=1.5
CopperTextThickness=0.3
CopperTextItalic=0
CopperTextUpright=1
EdgeCutLineWidth=0.09999999999999999
CourtyardLineWidth=0.05
OthersLineWidth=0.15
OthersTextSizeV=1
OthersTextSizeH=1
OthersTextSizeThickness=0.15
OthersTextItalic=0
OthersTextUpright=1
SolderMaskClearance=0
SolderMaskMinWidth=0
SolderPasteClearance=0
SolderPasteRatio=-0
[pcbnew/Layer.F.Cu]
Name=F.Cu
Type=0
Enabled=1
[pcbnew/Layer.In1.Cu]
Name=In1.Cu
Type=0
Enabled=0
[pcbnew/Layer.In2.Cu]
Name=In2.Cu
Type=0
Enabled=0
[pcbnew/Layer.In3.Cu]
Name=In3.Cu
Type=0
Enabled=0
[pcbnew/Layer.In4.Cu]
Name=In4.Cu
Type=0
Enabled=0
[pcbnew/Layer.In5.Cu]
Name=In5.Cu
Type=0
Enabled=0
[pcbnew/Layer.In6.Cu]
Name=In6.Cu
Type=0
Enabled=0
[pcbnew/Layer.In7.Cu]
Name=In7.Cu
Type=0
Enabled=0
[pcbnew/Layer.In8.Cu]
Name=In8.Cu
Type=0
Enabled=0
[pcbnew/Layer.In9.Cu]
Name=In9.Cu
Type=0
Enabled=0
[pcbnew/Layer.In10.Cu]
Name=In10.Cu
Type=0
Enabled=0
[pcbnew/Layer.In11.Cu]
Name=In11.Cu
Type=0
Enabled=0
[pcbnew/Layer.In12.Cu]
Name=In12.Cu
Type=0
Enabled=0
[pcbnew/Layer.In13.Cu]
Name=In13.Cu
Type=0
Enabled=0
[pcbnew/Layer.In14.Cu]
Name=In14.Cu
Type=0
Enabled=0
[pcbnew/Layer.In15.Cu]
Name=In15.Cu
Type=0
Enabled=0
[pcbnew/Layer.In16.Cu]
Name=In16.Cu
Type=0
Enabled=0
[pcbnew/Layer.In17.Cu]
Name=In17.Cu
Type=0
Enabled=0
[pcbnew/Layer.In18.Cu]
Name=In18.Cu
Type=0
Enabled=0
[pcbnew/Layer.In19.Cu]
Name=In19.Cu
Type=0
Enabled=0
[pcbnew/Layer.In20.Cu]
Name=In20.Cu
Type=0
Enabled=0
[pcbnew/Layer.In21.Cu]
Name=In21.Cu
Type=0
Enabled=0
[pcbnew/Layer.In22.Cu]
Name=In22.Cu
Type=0
Enabled=0
[pcbnew/Layer.In23.Cu]
Name=In23.Cu
Type=0
Enabled=0
[pcbnew/Layer.In24.Cu]
Name=In24.Cu
Type=0
Enabled=0
[pcbnew/Layer.In25.Cu]
Name=In25.Cu
Type=0
Enabled=0
[pcbnew/Layer.In26.Cu]
Name=In26.Cu
Type=0
Enabled=0
[pcbnew/Layer.In27.Cu]
Name=In27.Cu
Type=0
Enabled=0
[pcbnew/Layer.In28.Cu]
Name=In28.Cu
Type=0
Enabled=0
[pcbnew/Layer.In29.Cu]
Name=In29.Cu
Type=0
Enabled=0
[pcbnew/Layer.In30.Cu]
Name=In30.Cu
Type=0
Enabled=0
[pcbnew/Layer.B.Cu]
Name=B.Cu
Type=0
Enabled=1
[pcbnew/Layer.B.Adhes]
Enabled=1
[pcbnew/Layer.F.Adhes]
Enabled=1
[pcbnew/Layer.B.Paste]
Enabled=1
[pcbnew/Layer.F.Paste]
Enabled=1
[pcbnew/Layer.B.SilkS]
Enabled=1
[pcbnew/Layer.F.SilkS]
Enabled=1
[pcbnew/Layer.B.Mask]
Enabled=1
[pcbnew/Layer.F.Mask]
Enabled=1
[pcbnew/Layer.Dwgs.User]
Enabled=1
[pcbnew/Layer.Cmts.User]
Enabled=1
[pcbnew/Layer.Eco1.User]
Enabled=1
[pcbnew/Layer.Eco2.User]
Enabled=1
[pcbnew/Layer.Edge.Cuts]
Enabled=1
[pcbnew/Layer.Margin]
Enabled=1
[pcbnew/Layer.B.CrtYd]
Enabled=1
[pcbnew/Layer.F.CrtYd]
Enabled=1
[pcbnew/Layer.B.Fab]
Enabled=1
[pcbnew/Layer.F.Fab]
Enabled=1
[pcbnew/Layer.Rescue]
Enabled=0
[pcbnew/Netclasses]
[pcbnew/Netclasses/Default]
Name=Default
Clearance=0.127
TrackWidth=0.25
ViaDiameter=0.8
ViaDrill=0.4
uViaDiameter=0.3
uViaDrill=0.1
dPairWidth=0.2
dPairGap=0.25
dPairViaGap=0.25

1340
pcb/fiatlux.sch Normal file
View file

File diff suppressed because it is too large Load diff

30246
pcb/fiatlux_cc48.kicad_pcb
View file

File diff suppressed because it is too large Load diff

460
pcb/fiatlux_cc48.kicad_pro
View file

@ -1,460 +0,0 @@
{
"board": {
"design_settings": {
"defaults": {
"board_outline_line_width": 0.09999999999999999,
"copper_line_width": 0.19999999999999998,
"copper_text_italic": false,
"copper_text_size_h": 1.5,
"copper_text_size_v": 1.5,
"copper_text_thickness": 0.3,
"copper_text_upright": false,
"courtyard_line_width": 0.049999999999999996,
"dimension_precision": 4,
"dimension_units": 3,
"dimensions": {
"arrow_length": 1270000,
"extension_offset": 500000,
"keep_text_aligned": true,
"suppress_zeroes": false,
"text_position": 0,
"units_format": 1
},
"fab_line_width": 0.09999999999999999,
"fab_text_italic": false,
"fab_text_size_h": 1.0,
"fab_text_size_v": 1.0,
"fab_text_thickness": 0.15,
"fab_text_upright": false,
"other_line_width": 0.15,
"other_text_italic": false,
"other_text_size_h": 1.0,
"other_text_size_v": 1.0,
"other_text_thickness": 0.15,
"other_text_upright": false,
"pads": {
"drill": 1.52,
"height": 3.0,
"width": 3.0
},
"silk_line_width": 0.15,
"silk_text_italic": false,
"silk_text_size_h": 1.0,
"silk_text_size_v": 1.0,
"silk_text_thickness": 0.15,
"silk_text_upright": false,
"zones": {
"45_degree_only": false,
"min_clearance": 0.508
}
},
"diff_pair_dimensions": [
{
"gap": 0.0,
"via_gap": 0.0,
"width": 0.0
}
],
"drc_exclusions": [],
"meta": {
"version": 2
},
"rule_severities": {
"annular_width": "error",
"clearance": "error",
"copper_edge_clearance": "error",
"courtyards_overlap": "error",
"diff_pair_gap_out_of_range": "error",
"diff_pair_uncoupled_length_too_long": "error",
"drill_out_of_range": "error",
"duplicate_footprints": "warning",
"extra_footprint": "warning",
"footprint_type_mismatch": "error",
"hole_clearance": "error",
"hole_near_hole": "error",
"invalid_outline": "error",
"item_on_disabled_layer": "error",
"items_not_allowed": "error",
"length_out_of_range": "error",
"malformed_courtyard": "error",
"microvia_drill_out_of_range": "error",
"missing_courtyard": "ignore",
"missing_footprint": "warning",
"net_conflict": "warning",
"npth_inside_courtyard": "ignore",
"padstack": "error",
"pth_inside_courtyard": "ignore",
"shorting_items": "error",
"silk_over_copper": "warning",
"silk_overlap": "warning",
"skew_out_of_range": "error",
"through_hole_pad_without_hole": "error",
"too_many_vias": "error",
"track_dangling": "warning",
"track_width": "error",
"tracks_crossing": "error",
"unconnected_items": "error",
"unresolved_variable": "error",
"via_dangling": "warning",
"zone_has_empty_net": "error",
"zones_intersect": "error"
},
"rules": {
"allow_blind_buried_vias": false,
"allow_microvias": false,
"max_error": 0.005,
"min_clearance": 0.0,
"min_copper_edge_clearance": 0.0,
"min_hole_clearance": 0.25,
"min_hole_to_hole": 0.25,
"min_microvia_diameter": 0.19999999999999998,
"min_microvia_drill": 0.09999999999999999,
"min_silk_clearance": 0.0,
"min_through_hole_diameter": 0.3,
"min_track_width": 0.19999999999999998,
"min_via_annular_width": 0.049999999999999996,
"min_via_diameter": 0.39999999999999997,
"solder_mask_clearance": 0.0,
"solder_mask_min_width": 0.0,
"use_height_for_length_calcs": true
},
"track_widths": [
0.0,
0.25,
1.0,
2.0
],
"via_dimensions": [
{
"diameter": 0.0,
"drill": 0.0
}
],
"zones_allow_external_fillets": false,
"zones_use_no_outline": true
},
"layer_presets": []
},
"boards": [],
"cvpcb": {
"equivalence_files": []
},
"erc": {
"erc_exclusions": [],
"meta": {
"version": 0
},
"pin_map": [
[
0,
0,
0,
0,
0,
0,
1,
0,
0,
0,
0,
2
],
[
0,
2,
0,
1,
0,
0,
1,
0,
2,
2,
2,
2
],
[
0,
0,
0,
0,
0,
0,
1,
0,
1,
0,
1,
2
],
[
0,
1,
0,
0,
0,
0,
1,
1,
2,
1,
1,
2
],
[
0,
0,
0,
0,
0,
0,
1,
0,
0,
0,
0,
2
],
[
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
2
],
[
1,
1,
1,
1,
1,
0,
1,
1,
1,
1,
1,
2
],
[
0,
0,
0,
1,
0,
0,
1,
0,
0,
0,
0,
2
],
[
0,
2,
1,
2,
0,
0,
1,
0,
2,
2,
2,
2
],
[
0,
2,
0,
1,
0,
0,
1,
0,
2,
0,
0,
2
],
[
0,
2,
1,
1,
0,
0,
1,
0,
2,
0,
0,
2
],
[
2,
2,
2,
2,
2,
2,
2,
2,
2,
2,
2,
2
]
],
"rule_severities": {
"bus_definition_conflict": "error",
"bus_entry_needed": "error",
"bus_label_syntax": "error",
"bus_to_bus_conflict": "error",
"bus_to_net_conflict": "error",
"different_unit_footprint": "error",
"different_unit_net": "error",
"duplicate_reference": "error",
"duplicate_sheet_names": "error",
"extra_units": "error",
"global_label_dangling": "warning",
"hier_label_mismatch": "error",
"label_dangling": "error",
"lib_symbol_issues": "warning",
"multiple_net_names": "warning",
"net_not_bus_member": "warning",
"no_connect_connected": "warning",
"no_connect_dangling": "warning",
"pin_not_connected": "error",
"pin_not_driven": "error",
"pin_to_pin": "warning",
"power_pin_not_driven": "error",
"similar_labels": "warning",
"unannotated": "error",
"unit_value_mismatch": "error",
"unresolved_variable": "error",
"wire_dangling": "error"
}
},
"libraries": {
"pinned_footprint_libs": [],
"pinned_symbol_libs": []
},
"meta": {
"filename": "fiatlux_cc48.kicad_pro",
"version": 1
},
"net_settings": {
"classes": [
{
"bus_width": 12.0,
"clearance": 0.2,
"diff_pair_gap": 0.25,
"diff_pair_via_gap": 0.25,
"diff_pair_width": 0.2,
"line_style": 0,
"microvia_diameter": 0.3,
"microvia_drill": 0.1,
"name": "Default",
"pcb_color": "rgba(0, 0, 0, 0.000)",
"schematic_color": "rgba(0, 0, 0, 0.000)",
"track_width": 0.25,
"via_diameter": 0.8,
"via_drill": 0.4,
"wire_width": 6.0
}
],
"meta": {
"version": 2
},
"net_colors": null
},
"pcbnew": {
"last_paths": {
"gencad": "",
"idf": "",
"netlist": "",
"specctra_dsn": "",
"step": "",
"vrml": ""
},
"page_layout_descr_file": ""
},
"schematic": {
"annotate_start_num": 0,
"drawing": {
"default_line_thickness": 6.0,
"default_text_size": 50.0,
"field_names": [],
"intersheets_ref_own_page": false,
"intersheets_ref_prefix": "",
"intersheets_ref_short": false,
"intersheets_ref_show": false,
"intersheets_ref_suffix": "",
"junction_size_choice": 3,
"label_size_ratio": 0.375,
"pin_symbol_size": 25.0,
"text_offset_ratio": 0.15
},
"legacy_lib_dir": "",
"legacy_lib_list": [],
"meta": {
"version": 1
},
"net_format_name": "",
"ngspice": {
"fix_include_paths": true,
"fix_passive_vals": false,
"meta": {
"version": 0
},
"model_mode": 0,
"workbook_filename": ""
},
"page_layout_descr_file": "",
"plot_directory": "",
"spice_adjust_passive_values": false,
"spice_external_command": "spice \"%I\"",
"subpart_first_id": 65,
"subpart_id_separator": 0
},
"sheets": [
[
"9538e4ed-27e6-4c37-b989-9859dc0d49e8",
""
],
[
"d33c1df4-7e91-4c8a-86ff-6749f0933357",
"fiatlux_cc48_channel_driver2"
],
[
"ec392c76-0785-4274-a56a-aeb995601b34",
"fiatlux_cc48_channel_driver1"
],
[
"0f2c710f-e0cf-4531-985d-317b699b8a1b",
"fiatlux_cc48_channel_driver3"
],
[
"a672b323-13f7-4347-a8ce-0a3f96c45d44",
"fiatlux_cc48_channel_driver5"
],
[
"a5f417c9-09b7-4103-a9bc-767ebcf97650",
"fiatlux_cc48_channel_driver4"
],
[
"41c6dc95-230a-4992-8ca4-7f36f4bdcf94",
"fiatlux_cc48_channel_driver6"
]
],
"text_variables": {}
}

4401
pcb/fiatlux_cc48.kicad_sch
View file

File diff suppressed because it is too large Load diff

139
pcb/fiatlux_cc48.kiplot.yaml
View file

@ -1,139 +0,0 @@
# Example KiPlot config file
kiplot:
version: 1
preflight:
run_erc: true
update_xml: true
run_drc: true
check_zone_fills: false
ignore_unconnected: false
# global:
# kiauto_wait_start: 60
# kiauto_time_out_scale: 2
filters:
- name: fix_rotation
comment: 'Adjust rotation for JLC'
type: rot_footprint
- name: only_jlc_parts
comment: 'Only parts with JLC code'
type: generic
include_only:
- column: 'LCSC#'
regex: '^C\d+'
variants:
- name: rotated
comment: 'Just a place holder for the rotation filter'
type: kibom
variant: rotated
pre_transform: fix_rotation
outputs:
- name: 'print_sch'
comment: "Print schematic (PDF)"
type: pdf_sch_print
dir: .
options:
output: fiatlux_cc48.pdf
- name: 'print_front'
comment: "Print F.Cu+Dwgs.User"
type: pdf_pcb_print
dir: .
options:
output_name: fiatlux_cc48-top.pdf
layers:
- layer: B.Cu
- layer: F.SilkS
- name: 'gerbers'
comment: "Gerbers for the board house"
type: gerber
dir: fab
options:
# generic layer options
exclude_edge_layer: true
exclude_pads_from_silkscreen: false
use_aux_axis_as_origin: false
plot_sheet_reference: false
plot_footprint_refs: true
plot_footprint_values: true
force_plot_invisible_refs_vals: false
tent_vias: true
# gerber options
line_width: 0.1
subtract_mask_from_silk: false
use_protel_extensions: false
gerber_precision: 4.6
create_gerber_job_file: true
use_gerber_x2_attributes: true
use_gerber_net_attributes: true
layers:
- layer: F.Cu
suffix: F_Cu
- layer: B.Cu
suffix: B_Cu
- layer: F.SilkS
suffix: F_SilkS
- layer: B.SilkS
suffix: B_SilkS
- layer: F.Paste
suffix: F_Paste
- layer: B.Paste
suffix: B_Paste
- layer: F.Mask
suffix: F_Mask
- layer: B.Mask
suffix: B_Mask
- layer: Edge.Cuts
suffix: Edge_Cuts
- name: 'position'
comment: "Pick and place file, JLC style"
type: position
options:
variant: rotated
output: '%f-top-pos.%x'
format: CSV
units: millimeters
separate_files_for_front_and_back: false
only_smd: true
columns:
- id: Ref
name: Designator
- Val
- Package
- id: PosX
name: "Mid X"
- id: PosY
name: "Mid Y"
- id: Rot
name: Rotation
- id: Side
name: Layer
- name: 'bom'
comment: "BoM for JLC"
type: bom
options:
output: '%f.%x'
exclude_filter: 'only_jlc_parts'
ref_separator: ','
columns:
- field: Value
name: Comment
- field: References
name: Designator
- Footprint
- field: 'LCSC#'
name: 'LCSC Part #'
csv:
hide_pcb_info: true
hide_stats_info: true
quote_all: true

1629
pcb/fiatlux_cc48_channel_driver.kicad_sch
View file

File diff suppressed because it is too large Load diff

3
pcb/fp-lib-table
View file

@ -1,3 +0,0 @@
(fp_lib_table
(lib (name "fiatlux")(type "KiCad")(uri "${KIPRJMOD}/fiatlux.pretty")(options "")(descr ""))
)

198
pcb/library.kicad_sym
View file

@ -1,198 +0,0 @@
(kicad_symbol_lib (version 20211014) (generator kicad_symbol_editor)
(symbol "BL1551B" (in_bom yes) (on_board yes)
(property "Reference" "U" (id 0) (at 0 -1.27 0)
(effects (font (size 1.27 1.27)))
)
(property "Value" "BL1551B" (id 1) (at 0 1.27 0)
(effects (font (size 1.27 1.27)))
)
(property "Footprint" "" (id 2) (at 0 0 0)
(effects (font (size 1.27 1.27)) hide)
)
(property "Datasheet" "" (id 3) (at 0 0 0)
(effects (font (size 1.27 1.27)) hide)
)
(symbol "BL1551B_0_1"
(rectangle (start 6.35 7.62) (end -6.35 -7.62)
(stroke (width 0.1524) (type default) (color 0 0 0 0))
(fill (type background))
)
(rectangle (start 10.16 -10.16) (end 10.16 -10.16)
(stroke (width 0.1524) (type default) (color 0 0 0 0))
(fill (type none))
)
(rectangle (start 10.16 -10.16) (end 10.16 -10.16)
(stroke (width 0.1524) (type default) (color 0 0 0 0))
(fill (type none))
)
(rectangle (start 10.16 -10.16) (end 10.16 -10.16)
(stroke (width 0.1524) (type default) (color 0 0 0 0))
(fill (type none))
)
)
(symbol "BL1551B_1_1"
(pin bidirectional line (at -8.89 3.81 0) (length 2.54)
(name "A1" (effects (font (size 1.27 1.27))))
(number "1" (effects (font (size 1.27 1.27))))
)
(pin power_in line (at 0 -10.16 90) (length 2.54)
(name "GND" (effects (font (size 1.27 1.27))))
(number "2" (effects (font (size 1.27 1.27))))
)
(pin bidirectional line (at -8.89 -3.81 0) (length 2.54)
(name "A2" (effects (font (size 1.27 1.27))))
(number "3" (effects (font (size 1.27 1.27))))
)
(pin bidirectional line (at 8.89 -3.81 180) (length 2.54)
(name "B" (effects (font (size 1.27 1.27))))
(number "4" (effects (font (size 1.27 1.27))))
)
(pin power_in line (at 0 10.16 270) (length 2.54)
(name "VCC" (effects (font (size 1.27 1.27))))
(number "5" (effects (font (size 1.27 1.27))))
)
(pin input line (at 8.89 3.81 180) (length 2.54)
(name "ENB" (effects (font (size 1.27 1.27))))
(number "6" (effects (font (size 1.27 1.27))))
)
)
)
(symbol "DAC128S085" (in_bom yes) (on_board yes)
(property "Reference" "U2" (id 0) (at 2.0194 16.6157 0)
(effects (font (size 1.27 1.27)) (justify left))
)
(property "Value" "DAC128S085" (id 1) (at 2.0194 13.8406 0)
(effects (font (size 1.27 1.27)) (justify left))
)
(property "Footprint" "Package_SO:SSOP-16_3.9x4.9mm_P0.635mm" (id 2) (at 0 0 0)
(effects (font (size 1.27 1.27)) hide)
)
(property "Datasheet" "" (id 3) (at 0 0 0)
(effects (font (size 1.27 1.27)) hide)
)
(property "LCSC" "C882851" (id 4) (at 0 0 0)
(effects (font (size 1.27 1.27)) hide)
)
(symbol "DAC128S085_0_1"
(rectangle (start -12.7 12.7) (end 12.7 -12.7)
(stroke (width 0.1524) (type default) (color 0 0 0 0))
(fill (type background))
)
)
(symbol "DAC128S085_1_1"
(pin input line (at -15.24 5.08 0) (length 2.54)
(name "DIN" (effects (font (size 1.27 1.27))))
(number "1" (effects (font (size 1.27 1.27))))
)
(pin power_in line (at 0 -15.24 90) (length 2.54)
(name "GND" (effects (font (size 1.27 1.27))))
(number "10" (effects (font (size 1.27 1.27))))
)
(pin output line (at 15.24 -8.89 180) (length 2.54)
(name "VOUTH" (effects (font (size 1.27 1.27))))
(number "11" (effects (font (size 1.27 1.27))))
)
(pin output line (at 15.24 -6.35 180) (length 2.54)
(name "VOUTG" (effects (font (size 1.27 1.27))))
(number "12" (effects (font (size 1.27 1.27))))
)
(pin output line (at 15.24 -3.81 180) (length 2.54)
(name "VOUTF" (effects (font (size 1.27 1.27))))
(number "13" (effects (font (size 1.27 1.27))))
)
(pin output line (at 15.24 -1.27 180) (length 2.54)
(name "VOUTE" (effects (font (size 1.27 1.27))))
(number "14" (effects (font (size 1.27 1.27))))
)
(pin input inverted (at -15.24 10.16 0) (length 2.54)
(name "SYNC" (effects (font (size 1.27 1.27))))
(number "15" (effects (font (size 1.27 1.27))))
)
(pin input clock (at -15.24 7.62 0) (length 2.54)
(name "SCLK" (effects (font (size 1.27 1.27))))
(number "16" (effects (font (size 1.27 1.27))))
)
(pin output line (at -15.24 2.54 0) (length 2.54)
(name "DOUT" (effects (font (size 1.27 1.27))))
(number "2" (effects (font (size 1.27 1.27))))
)
(pin output line (at 15.24 8.89 180) (length 2.54)
(name "OUTA" (effects (font (size 1.27 1.27))))
(number "3" (effects (font (size 1.27 1.27))))
)
(pin output line (at 15.24 6.35 180) (length 2.54)
(name "OUTB" (effects (font (size 1.27 1.27))))
(number "4" (effects (font (size 1.27 1.27))))
)
(pin output line (at 15.24 3.81 180) (length 2.54)
(name "OUTC" (effects (font (size 1.27 1.27))))
(number "5" (effects (font (size 1.27 1.27))))
)
(pin output line (at 15.24 1.27 180) (length 2.54)
(name "OUTD" (effects (font (size 1.27 1.27))))
(number "6" (effects (font (size 1.27 1.27))))
)
(pin power_in line (at 0 15.24 270) (length 2.54)
(name "VA" (effects (font (size 1.27 1.27))))
(number "7" (effects (font (size 1.27 1.27))))
)
(pin input line (at -15.24 -7.62 0) (length 2.54)
(name "VREF1" (effects (font (size 1.27 1.27))))
(number "8" (effects (font (size 1.27 1.27))))
)
(pin input line (at -15.24 -10.16 0) (length 2.54)
(name "VREF2" (effects (font (size 1.27 1.27))))
(number "9" (effects (font (size 1.27 1.27))))
)
)
)
(symbol "FL7760" (in_bom yes) (on_board yes)
(property "Reference" "U5" (id 0) (at 0 0 0)
(effects (font (size 1.27 1.27)))
)
(property "Value" "FL7760" (id 1) (at 0 2.54 0)
(effects (font (size 1.27 1.27)))
)
(property "Footprint" "Package_TO_SOT_SMD:SOT-23-6" (id 2) (at 0 0 0)
(effects (font (size 1.27 1.27)) hide)
)
(property "Datasheet" "" (id 3) (at 0 0 0)
(effects (font (size 1.27 1.27)) hide)
)
(property "LCSC" "C367387" (id 4) (at 0 0 0)
(effects (font (size 1.27 1.27)) hide)
)
(symbol "FL7760_0_1"
(rectangle (start -6.35 10.16) (end 6.35 -7.62)
(stroke (width 0.1524) (type default) (color 0 0 0 0))
(fill (type background))
)
)
(symbol "FL7760_1_1"
(pin input line (at 0 12.7 270) (length 2.54)
(name "VIN" (effects (font (size 1.27 1.27))))
(number "1" (effects (font (size 1.27 1.27))))
)
(pin input line (at 0 -10.16 90) (length 2.54)
(name "GND" (effects (font (size 1.27 1.27))))
(number "2" (effects (font (size 1.27 1.27))))
)
(pin input line (at -8.89 -3.81 0) (length 2.54)
(name "DIM" (effects (font (size 1.27 1.27))))
(number "3" (effects (font (size 1.27 1.27))))
)
(pin output line (at 8.89 -3.81 180) (length 2.54)
(name "DRV" (effects (font (size 1.27 1.27))))
(number "4" (effects (font (size 1.27 1.27))))
)
(pin input line (at -3.81 12.7 270) (length 2.54)
(name "VCC" (effects (font (size 1.27 1.27))))
(number "5" (effects (font (size 1.27 1.27))))
)
(pin input line (at 3.81 12.7 270) (length 2.54)
(name "SEN" (effects (font (size 1.27 1.27))))
(number "6" (effects (font (size 1.27 1.27))))
)
)
)
)

1699
pcb/power.kicad_sch
View file

File diff suppressed because it is too large Load diff

643
pcb/power.sch Normal file
View file

@ -0,0 +1,643 @@
EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 2 2
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L Regulator_Linear:AMS1117-3.3 U?
U 1 1 6078C93E
P 5650 2450
AR Path="/6078C93E" Ref="U?" Part="1"
AR Path="/6078273A/6078C93E" Ref="U3" Part="1"
F 0 "U3" H 5650 2692 50 0000 C CNN
F 1 "AMS1117-3.3" H 5650 2601 50 0000 C CNN
F 2 "Package_TO_SOT_SMD:SOT-223-3_TabPin2" H 5650 2650 50 0001 C CNN
F 3 "http://www.advanced-monolithic.com/pdf/ds1117.pdf" H 5750 2200 50 0001 C CNN
F 4 "C6186" H 5650 2450 50 0001 C CNN "LCSC"
1 5650 2450
1 0 0 -1
$EndComp
$Comp
L power:GND #PWR?
U 1 1 6078C94A
P 6250 3050
AR Path="/6078C94A" Ref="#PWR?" Part="1"
AR Path="/6078273A/6078C94A" Ref="#PWR0101" Part="1"
F 0 "#PWR0101" H 6250 2800 50 0001 C CNN
F 1 "GND" H 6255 2877 50 0000 C CNN
F 2 "" H 6250 3050 50 0001 C CNN
F 3 "" H 6250 3050 50 0001 C CNN
1 6250 3050
1 0 0 -1
$EndComp
$Comp
L power:GND #PWR?
U 1 1 6078C950
P 5650 3050
AR Path="/6078C950" Ref="#PWR?" Part="1"
AR Path="/6078273A/6078C950" Ref="#PWR0102" Part="1"
F 0 "#PWR0102" H 5650 2800 50 0001 C CNN
F 1 "GND" H 5655 2877 50 0000 C CNN
F 2 "" H 5650 3050 50 0001 C CNN
F 3 "" H 5650 3050 50 0001 C CNN
1 5650 3050
1 0 0 -1
$EndComp
$Comp
L power:GND #PWR?
U 1 1 6078C956
P 5050 3050
AR Path="/6078C956" Ref="#PWR?" Part="1"
AR Path="/6078273A/6078C956" Ref="#PWR0103" Part="1"
F 0 "#PWR0103" H 5050 2800 50 0001 C CNN
F 1 "GND" H 5055 2877 50 0000 C CNN
F 2 "" H 5050 3050 50 0001 C CNN
F 3 "" H 5050 3050 50 0001 C CNN
1 5050 3050
1 0 0 -1
$EndComp
$Comp
L power:+3.3V #PWR?
U 1 1 6078C95C
P 6250 2400
AR Path="/6078C95C" Ref="#PWR?" Part="1"
AR Path="/6078273A/6078C95C" Ref="#PWR0104" Part="1"
F 0 "#PWR0104" H 6250 2250 50 0001 C CNN
F 1 "+3.3V" H 6265 2573 50 0000 C CNN
F 2 "" H 6250 2400 50 0001 C CNN
F 3 "" H 6250 2400 50 0001 C CNN
1 6250 2400
1 0 0 -1
$EndComp
Wire Wire Line
5350 2450 5050 2450
Wire Wire Line
5050 2450 5050 2550
Wire Wire Line
6250 2400 6250 2450
Wire Wire Line
5950 2450 6250 2450
Connection ~ 6250 2450
Wire Wire Line
6250 2450 6250 2550
Wire Wire Line
6250 2850 6250 3050
$Comp
L Device:D_Schottky D?
U 1 1 6078C973
P 5050 2150
AR Path="/6078C973" Ref="D?" Part="1"
AR Path="/6078273A/6078C973" Ref="D1" Part="1"
F 0 "D1" H 5050 1933 50 0000 C CNN
F 1 "SS14" H 5050 2024 50 0000 C CNN
F 2 "Diode_SMD:D_SMA" H 5050 2025 50 0001 C CNN
F 3 "~" H 5050 2150 50 0001 C CNN
F 4 "C2480" H 5050 2150 50 0001 C CNN "LCSC"
1 5050 2150
0 -1 -1 0
$EndComp
$Comp
L Device:C C?
U 1 1 6078C989
P 5050 2700
AR Path="/6078C989" Ref="C?" Part="1"
AR Path="/6078273A/6078C989" Ref="C1" Part="1"
F 0 "C1" H 5165 2746 50 0000 L CNN
F 1 "10uF" H 5165 2655 50 0000 L CNN
F 2 "Capacitor_SMD:C_0805_2012Metric" H 5088 2550 50 0001 C CNN
F 3 "~" H 5050 2700 50 0001 C CNN
F 4 "C15850" H 5050 2700 50 0001 C CNN "LCSC"
1 5050 2700
1 0 0 -1
$EndComp
$Comp
L power:+3.3V #PWR0108
U 1 1 60793A86
P 7100 2400
F 0 "#PWR0108" H 7100 2250 50 0001 C CNN
F 1 "+3.3V" H 7115 2573 50 0000 C CNN
F 2 "" H 7100 2400 50 0001 C CNN
F 3 "" H 7100 2400 50 0001 C CNN
1 7100 2400
1 0 0 -1
$EndComp
$Comp
L power:GND #PWR0109
U 1 1 6079401E
P 7100 3050
F 0 "#PWR0109" H 7100 2800 50 0001 C CNN
F 1 "GND" H 7105 2877 50 0000 C CNN
F 2 "" H 7100 3050 50 0001 C CNN
F 3 "" H 7100 3050 50 0001 C CNN
1 7100 3050
1 0 0 -1
$EndComp
$Comp
L Device:CP C3
U 1 1 60794539
P 7100 2700
F 0 "C3" H 7218 2746 50 0000 L CNN
F 1 "TAJB107K006RNJ" H 7218 2655 50 0000 L CNN
F 2 "Capacitor_Tantalum_SMD:CP_EIA-3528-21_Kemet-B" H 7138 2550 50 0001 C CNN
F 3 "~" H 7100 2700 50 0001 C CNN
F 4 "C16133" H 7100 2700 50 0001 C CNN "LCSC"
1 7100 2700
1 0 0 -1
$EndComp
Wire Wire Line
7100 2550 7100 2400
Wire Wire Line
7100 3050 7100 2850
$Comp
L Device:C C?
U 1 1 607B779D
P 5850 4100
AR Path="/607B779D" Ref="C?" Part="1"
AR Path="/6078273A/607B779D" Ref="C6" Part="1"
F 0 "C6" H 5965 4146 50 0000 L CNN
F 1 "100nF" H 5965 4055 50 0000 L CNN
F 2 "Capacitor_SMD:C_0603_1608Metric" H 5888 3950 50 0001 C CNN
F 3 "~" H 5850 4100 50 0001 C CNN
F 4 "C14663" H 5850 4100 50 0001 C CNN "LCSC"
1 5850 4100
1 0 0 -1
$EndComp
$Comp
L power:+3.3V #PWR?
U 1 1 607B7FBF
P 5050 3750
AR Path="/607B7FBF" Ref="#PWR?" Part="1"
AR Path="/6078273A/607B7FBF" Ref="#PWR0134" Part="1"
F 0 "#PWR0134" H 5050 3600 50 0001 C CNN
F 1 "+3.3V" H 5065 3923 50 0000 C CNN
F 2 "" H 5050 3750 50 0001 C CNN
F 3 "" H 5050 3750 50 0001 C CNN
1 5050 3750
1 0 0 -1
$EndComp
$Comp
L power:GND #PWR0135
U 1 1 607B9620
P 5050 4450
F 0 "#PWR0135" H 5050 4200 50 0001 C CNN
F 1 "GND" H 5055 4277 50 0000 C CNN
F 2 "" H 5050 4450 50 0001 C CNN
F 3 "" H 5050 4450 50 0001 C CNN
1 5050 4450
1 0 0 -1
$EndComp
Wire Wire Line
5050 4450 5050 4350
Wire Wire Line
5850 4250 5850 4350
Wire Wire Line
5850 4350 5050 4350
Connection ~ 5050 4350
Wire Wire Line
5050 4350 5050 4250
Wire Wire Line
5850 3950 5850 3850
Wire Wire Line
5850 3850 5050 3850
Wire Wire Line
5050 3850 5050 3750
Wire Wire Line
5050 3950 5050 3850
Connection ~ 5050 3850
$Comp
L Device:C C?
U 1 1 607C2A6A
P 7900 4100
AR Path="/607C2A6A" Ref="C?" Part="1"
AR Path="/6078273A/607C2A6A" Ref="C8" Part="1"
F 0 "C8" H 8015 4146 50 0000 L CNN
F 1 "100nF" H 8015 4055 50 0000 L CNN
F 2 "Capacitor_SMD:C_0603_1608Metric" H 7938 3950 50 0001 C CNN
F 3 "~" H 7900 4100 50 0001 C CNN
F 4 "C14663" H 7900 4100 50 0001 C CNN "LCSC"
1 7900 4100
1 0 0 -1
$EndComp
$Comp
L power:GND #PWR0136
U 1 1 607C2A7C
P 7100 4450
F 0 "#PWR0136" H 7100 4200 50 0001 C CNN
F 1 "GND" H 7105 4277 50 0000 C CNN
F 2 "" H 7100 4450 50 0001 C CNN
F 3 "" H 7100 4450 50 0001 C CNN
1 7100 4450
1 0 0 -1
$EndComp
Wire Wire Line
7100 4450 7100 4350
Wire Wire Line
7900 4250 7900 4350
Wire Wire Line
7900 4350 7100 4350
Connection ~ 7100 4350
Wire Wire Line
7100 4350 7100 4250
Wire Wire Line
7900 3950 7900 3850
Wire Wire Line
7900 3850 7100 3850
Wire Wire Line
7100 3850 7100 3750
Wire Wire Line
7100 3950 7100 3850
Connection ~ 7100 3850
$Comp
L Device:D_Schottky D?
U 1 1 607C7255
P 4450 2150
AR Path="/607C7255" Ref="D?" Part="1"
AR Path="/6078273A/607C7255" Ref="D6" Part="1"
F 0 "D6" H 4450 1933 50 0000 C CNN
F 1 "SS14" H 4450 2024 50 0000 C CNN
F 2 "Diode_SMD:D_SMA" H 4450 2025 50 0001 C CNN
F 3 "~" H 4450 2150 50 0001 C CNN
F 4 "C2480" H 4450 2150 50 0001 C CNN "LCSC"
1 4450 2150
0 -1 -1 0
$EndComp
Wire Wire Line
5650 2750 5650 3050
Wire Wire Line
5050 2850 5050 3050
Wire Wire Line
5050 2300 5050 2450
Connection ~ 5050 2450
Wire Wire Line
4450 2300 4450 2450
Wire Wire Line
4450 2450 5050 2450
$Comp
L power:+12V #PWR0132
U 1 1 608DD823
P 4450 1850
F 0 "#PWR0132" H 4450 1700 50 0001 C CNN
F 1 "+12V" H 4465 2023 50 0000 C CNN
F 2 "" H 4450 1850 50 0001 C CNN
F 3 "" H 4450 1850 50 0001 C CNN
1 4450 1850
1 0 0 -1
$EndComp
$Comp
L power:+5V #PWR0133
U 1 1 608DE102
P 5050 1850
F 0 "#PWR0133" H 5050 1700 50 0001 C CNN
F 1 "+5V" H 5065 2023 50 0000 C CNN
F 2 "" H 5050 1850 50 0001 C CNN
F 3 "" H 5050 1850 50 0001 C CNN
1 5050 1850
1 0 0 -1
$EndComp
Wire Wire Line
4450 1850 4450 2000
Wire Wire Line
5050 1850 5050 2000
$Comp
L power:+5V #PWR0137
U 1 1 608E064A
P 7100 3750
F 0 "#PWR0137" H 7100 3600 50 0001 C CNN
F 1 "+5V" H 7115 3923 50 0000 C CNN
F 2 "" H 7100 3750 50 0001 C CNN
F 3 "" H 7100 3750 50 0001 C CNN
1 7100 3750
1 0 0 -1
$EndComp
$Comp
L Device:D_Zener D7
U 1 1 608E2DA3
P 8700 2700
F 0 "D7" V 8654 2780 50 0000 L CNN
F 1 "Z 5V" V 8745 2780 50 0000 L CNN
F 2 "Diode_SMD:D_MiniMELF" H 8700 2700 50 0001 C CNN
F 3 "~" H 8700 2700 50 0001 C CNN
1 8700 2700
0 1 1 0
$EndComp
$Comp
L Device:D_Zener D8
U 1 1 608E7242
P 9450 2700
F 0 "D8" V 9404 2780 50 0000 L CNN
F 1 "Z 12V" V 9495 2780 50 0000 L CNN
F 2 "Diode_SMD:D_MiniMELF" H 9450 2700 50 0001 C CNN
F 3 "~" H 9450 2700 50 0001 C CNN
1 9450 2700
0 1 1 0
$EndComp
$Comp
L power:+5V #PWR0138
U 1 1 608EA16E
P 8700 2400
F 0 "#PWR0138" H 8700 2250 50 0001 C CNN
F 1 "+5V" H 8715 2573 50 0000 C CNN
F 2 "" H 8700 2400 50 0001 C CNN
F 3 "" H 8700 2400 50 0001 C CNN
1 8700 2400
1 0 0 -1
$EndComp
$Comp
L power:+12V #PWR0139
U 1 1 608EB6FB
P 9450 2400
F 0 "#PWR0139" H 9450 2250 50 0001 C CNN
F 1 "+12V" H 9465 2573 50 0000 C CNN
F 2 "" H 9450 2400 50 0001 C CNN
F 3 "" H 9450 2400 50 0001 C CNN
1 9450 2400
1 0 0 -1
$EndComp
$Comp
L power:GND #PWR0142
U 1 1 608EC96E
P 8700 3050
F 0 "#PWR0142" H 8700 2800 50 0001 C CNN
F 1 "GND" H 8705 2877 50 0000 C CNN
F 2 "" H 8700 3050 50 0001 C CNN
F 3 "" H 8700 3050 50 0001 C CNN
1 8700 3050
1 0 0 -1
$EndComp
$Comp
L power:GND #PWR0143
U 1 1 608ED499
P 9450 3050
F 0 "#PWR0143" H 9450 2800 50 0001 C CNN
F 1 "GND" H 9455 2877 50 0000 C CNN
F 2 "" H 9450 3050 50 0001 C CNN
F 3 "" H 9450 3050 50 0001 C CNN
1 9450 3050
1 0 0 -1
$EndComp
Wire Wire Line
8700 2850 8700 3050
Wire Wire Line
9450 2850 9450 3050
Wire Wire Line
8700 2400 8700 2550
Wire Wire Line
9450 2400 9450 2550
Text Label 4750 2450 0 50 ~ 0
LDO_IN
$Comp
L Connector:Conn_01x01_Female J?
U 1 1 6094781B
P 2700 2200
AR Path="/6094781B" Ref="J?" Part="1"
AR Path="/6078273A/6094781B" Ref="J9" Part="1"
F 0 "J9" H 2728 2226 50 0000 L CNN
F 1 "Testpoint_3V3" H 2728 2135 50 0000 L CNN
F 2 "TestPoint:TestPoint_Pad_D2.0mm" H 2700 2200 50 0001 C CNN
F 3 "~" H 2700 2200 50 0001 C CNN
1 2700 2200
1 0 0 -1
$EndComp
$Comp
L power:+3.3V #PWR?
U 1 1 60947821
P 2500 2200
AR Path="/60947821" Ref="#PWR?" Part="1"
AR Path="/6078273A/60947821" Ref="#PWR0144" Part="1"
F 0 "#PWR0144" H 2500 2050 50 0001 C CNN
F 1 "+3.3V" H 2515 2373 50 0000 C CNN
F 2 "" H 2500 2200 50 0001 C CNN
F 3 "" H 2500 2200 50 0001 C CNN
1 2500 2200
0 -1 -1 0
$EndComp
$Comp
L Connector:Conn_01x01_Female J?
U 1 1 60947827
P 2700 2450
AR Path="/60947827" Ref="J?" Part="1"
AR Path="/6078273A/60947827" Ref="J10" Part="1"
F 0 "J10" H 2728 2476 50 0000 L CNN
F 1 "Testpoint_GND" H 2728 2385 50 0000 L CNN
F 2 "TestPoint:TestPoint_Pad_D2.0mm" H 2700 2450 50 0001 C CNN
F 3 "~" H 2700 2450 50 0001 C CNN
1 2700 2450
1 0 0 -1
$EndComp
$Comp
L power:GND #PWR?
U 1 1 6094782D
P 2500 2450
AR Path="/6094782D" Ref="#PWR?" Part="1"
AR Path="/6078273A/6094782D" Ref="#PWR0145" Part="1"
F 0 "#PWR0145" H 2500 2200 50 0001 C CNN
F 1 "GND" H 2505 2277 50 0000 C CNN
F 2 "" H 2500 2450 50 0001 C CNN
F 3 "" H 2500 2450 50 0001 C CNN
1 2500 2450
0 1 1 0
$EndComp
$Comp
L Connector:Conn_01x01_Female J?
U 1 1 609480A1
P 3900 2450
AR Path="/609480A1" Ref="J?" Part="1"
AR Path="/6078273A/609480A1" Ref="J11" Part="1"
F 0 "J11" H 3792 2225 50 0000 C CNN
F 1 "Testpoint_LDO_IN" H 3792 2316 50 0000 C CNN
F 2 "TestPoint:TestPoint_Pad_D2.0mm" H 3900 2450 50 0001 C CNN
F 3 "~" H 3900 2450 50 0001 C CNN
1 3900 2450
-1 0 0 1
$EndComp
Wire Wire Line
4100 2450 4450 2450
Connection ~ 4450 2450
$Comp
L Device:C C?
U 1 1 609C4CDD
P 6250 2700
AR Path="/609C4CDD" Ref="C?" Part="1"
AR Path="/6078273A/609C4CDD" Ref="C5" Part="1"
F 0 "C5" H 6365 2746 50 0000 L CNN
F 1 "10uF" H 6365 2655 50 0000 L CNN
F 2 "Capacitor_SMD:C_0805_2012Metric" H 6288 2550 50 0001 C CNN
F 3 "~" H 6250 2700 50 0001 C CNN
F 4 "C15850" H 6250 2700 50 0001 C CNN "LCSC"
1 6250 2700
1 0 0 -1
$EndComp
$Comp
L Device:C C?
U 1 1 609C54A2
P 5050 4100
AR Path="/609C54A2" Ref="C?" Part="1"
AR Path="/6078273A/609C54A2" Ref="C2" Part="1"
F 0 "C2" H 5165 4146 50 0000 L CNN
F 1 "10uF" H 5165 4055 50 0000 L CNN
F 2 "Capacitor_SMD:C_0805_2012Metric" H 5088 3950 50 0001 C CNN
F 3 "~" H 5050 4100 50 0001 C CNN
F 4 "C15850" H 5050 4100 50 0001 C CNN "LCSC"
1 5050 4100
1 0 0 -1
$EndComp
$Comp
L Device:C C?
U 1 1 609C5ABB
P 7100 4100
AR Path="/609C5ABB" Ref="C?" Part="1"
AR Path="/6078273A/609C5ABB" Ref="C7" Part="1"
F 0 "C7" H 7215 4146 50 0000 L CNN
F 1 "10uF" H 7215 4055 50 0000 L CNN
F 2 "Capacitor_SMD:C_0805_2012Metric" H 7138 3950 50 0001 C CNN
F 3 "~" H 7100 4100 50 0001 C CNN
F 4 "C15850" H 7100 4100 50 0001 C CNN "LCSC"
1 7100 4100
1 0 0 -1
$EndComp
Wire Wire Line
2300 4100 2300 4200
Wire Wire Line
2400 4100 2300 4100
$Comp
L power:GND #PWR0105
U 1 1 60929622
P 2300 4200
F 0 "#PWR0105" H 2300 3950 50 0001 C CNN
F 1 "GND" H 2305 4027 50 0000 C CNN
F 2 "" H 2300 4200 50 0001 C CNN
F 3 "" H 2300 4200 50 0001 C CNN
1 2300 4200
1 0 0 -1
$EndComp
$Comp
L Connector:Conn_01x03_Male J5
U 1 1 60929628
P 2600 3650
F 0 "J5" H 2572 3582 50 0000 R CNN
F 1 "Conn_01x03_Male" H 2572 3673 50 0000 R CNN
F 2 "Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Horizontal" H 2600 3650 50 0001 C CNN
F 3 "~" H 2600 3650 50 0001 C CNN
1 2600 3650
-1 0 0 1
$EndComp
$Comp
L Connector:Conn_01x02_Male J12
U 1 1 6092962E
P 2600 4100
F 0 "J12" H 2572 3982 50 0000 R CNN
F 1 "Conn_01x02_Male" H 2572 4073 50 0000 R CNN
F 2 "TerminalBlock:TerminalBlock_bornier-2_P5.08mm" H 2600 4100 50 0001 C CNN
F 3 "~" H 2600 4100 50 0001 C CNN
1 2600 4100
-1 0 0 1
$EndComp
Text GLabel 2400 3650 0 50 Input ~ 0
VOUT
$Comp
L power:+12V #PWR0123
U 1 1 60929635
P 2400 4000
F 0 "#PWR0123" H 2400 3850 50 0001 C CNN
F 1 "+12V" V 2415 4128 50 0000 L CNN
F 2 "" H 2400 4000 50 0001 C CNN
F 3 "" H 2400 4000 50 0001 C CNN
1 2400 4000
0 -1 -1 0
$EndComp
$Comp
L power:+12V #PWR0124
U 1 1 6092963B
P 2400 3550
F 0 "#PWR0124" H 2400 3400 50 0001 C CNN
F 1 "+12V" V 2415 3678 50 0000 L CNN
F 2 "" H 2400 3550 50 0001 C CNN
F 3 "" H 2400 3550 50 0001 C CNN
1 2400 3550
0 -1 -1 0
$EndComp
$Comp
L power:+5V #PWR?
U 1 1 60929641
P 2400 3750
AR Path="/60929641" Ref="#PWR?" Part="1"
AR Path="/6078273A/60929641" Ref="#PWR0125" Part="1"
F 0 "#PWR0125" H 2400 3600 50 0001 C CNN
F 1 "+5V" V 2415 3878 50 0000 L CNN
F 2 "" H 2400 3750 50 0001 C CNN
F 3 "" H 2400 3750 50 0001 C CNN
1 2400 3750
0 -1 -1 0
$EndComp
Wire Wire Line
2250 4750 2250 4850
Wire Wire Line
2350 4750 2250 4750
$Comp
L power:GND #PWR0146
U 1 1 60929649
P 2250 4850
F 0 "#PWR0146" H 2250 4600 50 0001 C CNN
F 1 "GND" H 2255 4677 50 0000 C CNN
F 2 "" H 2250 4850 50 0001 C CNN
F 3 "" H 2250 4850 50 0001 C CNN
1 2250 4850
1 0 0 -1
$EndComp
$Comp
L Connector:Conn_01x02_Male J3
U 1 1 6092964F
P 2550 4750
F 0 "J3" H 2522 4632 50 0000 R CNN
F 1 "Conn_01x02_Male" H 2522 4723 50 0000 R CNN
F 2 "TerminalBlock:TerminalBlock_bornier-2_P5.08mm" H 2550 4750 50 0001 C CNN
F 3 "~" H 2550 4750 50 0001 C CNN
1 2550 4750
-1 0 0 1
$EndComp
$Comp
L power:+5V #PWR?
U 1 1 60929655
P 2350 4650
AR Path="/60929655" Ref="#PWR?" Part="1"
AR Path="/6078273A/60929655" Ref="#PWR0147" Part="1"
F 0 "#PWR0147" H 2350 4500 50 0001 C CNN
F 1 "+5V" V 2365 4778 50 0000 L CNN
F 2 "" H 2350 4650 50 0001 C CNN
F 3 "" H 2350 4650 50 0001 C CNN
1 2350 4650
0 -1 -1 0
$EndComp
$Comp
L power:PWR_FLAG #FLG0101
U 1 1 60A9BE5E
P 1050 3800
F 0 "#FLG0101" H 1050 3875 50 0001 C CNN
F 1 "PWR_FLAG" H 1050 3973 50 0000 C CNN
F 2 "" H 1050 3800 50 0001 C CNN
F 3 "~" H 1050 3800 50 0001 C CNN
1 1050 3800
-1 0 0 1
$EndComp
$Comp
L power:+12V #PWR0149
U 1 1 60A9D3DB
P 1050 3800
F 0 "#PWR0149" H 1050 3650 50 0001 C CNN
F 1 "+12V" V 1065 3928 50 0000 L CNN
F 2 "" H 1050 3800 50 0001 C CNN
F 3 "" H 1050 3800 50 0001 C CNN
1 1050 3800
1 0 0 -1
$EndComp
$EndSCHEMATC

3
pcb/sym-lib-table
View file

@ -1,3 +0,0 @@
(sym_lib_table
(lib (name "library")(type "KiCad")(uri "${KIPRJMOD}/library.kicad_sym")(options "")(descr ""))
)

3
webapp/.gitignore vendored Normal file
View file

@ -0,0 +1,3 @@
node_modules/
src/gen/
package-lock.json