366 lines
9.9 KiB
C
366 lines
9.9 KiB
C
/*
|
|
FreeRTOS V7.5.2 - Copyright (C) 2013 Real Time Engineers Ltd.
|
|
|
|
VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION.
|
|
|
|
***************************************************************************
|
|
* *
|
|
* FreeRTOS provides completely free yet professionally developed, *
|
|
* robust, strictly quality controlled, supported, and cross *
|
|
* platform software that has become a de facto standard. *
|
|
* *
|
|
* Help yourself get started quickly and support the FreeRTOS *
|
|
* project by purchasing a FreeRTOS tutorial book, reference *
|
|
* manual, or both from: http://www.FreeRTOS.org/Documentation *
|
|
* *
|
|
* Thank you! *
|
|
* *
|
|
***************************************************************************
|
|
|
|
This file is part of the FreeRTOS distribution.
|
|
|
|
FreeRTOS is free software; you can redistribute it and/or modify it under
|
|
the terms of the GNU General Public License (version 2) as published by the
|
|
Free Software Foundation >>!AND MODIFIED BY!<< the FreeRTOS exception.
|
|
|
|
>>! NOTE: The modification to the GPL is included to allow you to distribute
|
|
>>! a combined work that includes FreeRTOS without being obliged to provide
|
|
>>! the source code for proprietary components outside of the FreeRTOS
|
|
>>! kernel.
|
|
|
|
FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY
|
|
WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS
|
|
FOR A PARTICULAR PURPOSE. Full license text is available from the following
|
|
link: http://www.freertos.org/a00114.html
|
|
|
|
1 tab == 4 spaces!
|
|
|
|
***************************************************************************
|
|
* *
|
|
* Having a problem? Start by reading the FAQ "My application does *
|
|
* not run, what could be wrong?" *
|
|
* *
|
|
* http://www.FreeRTOS.org/FAQHelp.html *
|
|
* *
|
|
***************************************************************************
|
|
|
|
http://www.FreeRTOS.org - Documentation, books, training, latest versions,
|
|
license and Real Time Engineers Ltd. contact details.
|
|
|
|
http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products,
|
|
including FreeRTOS+Trace - an indispensable productivity tool, a DOS
|
|
compatible FAT file system, and our tiny thread aware UDP/IP stack.
|
|
|
|
http://www.OpenRTOS.com - Real Time Engineers ltd license FreeRTOS to High
|
|
Integrity Systems to sell under the OpenRTOS brand. Low cost OpenRTOS
|
|
licenses offer ticketed support, indemnification and middleware.
|
|
|
|
http://www.SafeRTOS.com - High Integrity Systems also provide a safety
|
|
engineered and independently SIL3 certified version for use in safety and
|
|
mission critical applications that require provable dependability.
|
|
|
|
1 tab == 4 spaces!
|
|
*/
|
|
|
|
/*-----------------------------------------------------------
|
|
* Implementation of functions defined in portable.h for the ARM CM3 port.
|
|
*----------------------------------------------------------*/
|
|
|
|
/* Scheduler includes. */
|
|
#include <xtensa/config/core.h>
|
|
//#include <xtensa/tie/xt_interrupt.h>
|
|
|
|
#include "FreeRTOS.h"
|
|
#include "task.h"
|
|
#include "xtensa_rtos.h"
|
|
|
|
|
|
extern char NMIIrqIsOn;
|
|
static char HdlMacSig = 0;
|
|
static char SWReq = 0;
|
|
static char PendSvIsPosted = 0;
|
|
|
|
unsigned cpu_sr;
|
|
|
|
/* Each task maintains its own interrupt status in the critical nesting
|
|
variable. */
|
|
static unsigned portBASE_TYPE uxCriticalNesting = 0;
|
|
|
|
void vPortEnterCritical( void );
|
|
void vPortExitCritical( void );
|
|
/*
|
|
* See header file for description.
|
|
*/
|
|
portSTACK_TYPE * ICACHE_FLASH_ATTR
|
|
pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
|
|
{
|
|
#define SET_STKREG(r,v) sp[(r) >> 2] = (portSTACK_TYPE)(v)
|
|
portSTACK_TYPE *sp, *tp;
|
|
|
|
/* Create interrupt stack frame aligned to 16 byte boundary */
|
|
sp = (portSTACK_TYPE*) (((INT32U)(pxTopOfStack+1) - XT_CP_SIZE - XT_STK_FRMSZ) & ~0xf);
|
|
|
|
/* Clear the entire frame (do not use memset() because we don't depend on C library) */
|
|
for (tp = sp; tp <= pxTopOfStack; ++tp)
|
|
*tp = 0;
|
|
|
|
/* Explicitly initialize certain saved registers */
|
|
SET_STKREG( XT_STK_PC, pxCode ); /* task entrypoint */
|
|
SET_STKREG( XT_STK_A0, 0 ); /* to terminate GDB backtrace */
|
|
SET_STKREG( XT_STK_A1, (INT32U)sp + XT_STK_FRMSZ ); /* physical top of stack frame */
|
|
SET_STKREG( XT_STK_A2, pvParameters ); /* parameters */
|
|
SET_STKREG( XT_STK_EXIT, _xt_user_exit ); /* user exception exit dispatcher */
|
|
|
|
/* Set initial PS to int level 0, EXCM disabled ('rfe' will enable), user mode. */
|
|
#ifdef __XTENSA_CALL0_ABI__
|
|
SET_STKREG( XT_STK_PS, PS_UM | PS_EXCM );
|
|
#else
|
|
/* + for windowed ABI also set WOE and CALLINC (pretend task was 'call4'd). */
|
|
SET_STKREG( XT_STK_PS, PS_UM | PS_EXCM | PS_WOE | PS_CALLINC(1) );
|
|
#endif
|
|
|
|
return sp;
|
|
}
|
|
|
|
|
|
void PendSV( char req )
|
|
{
|
|
char tmp=0;
|
|
//ETS_INTR_LOCK();
|
|
|
|
if( NMIIrqIsOn == 0 )
|
|
{
|
|
vPortEnterCritical();
|
|
//PortDisableInt_NoNest();
|
|
tmp = 1;
|
|
}
|
|
|
|
if(req ==1)
|
|
{
|
|
SWReq = 1;
|
|
}
|
|
else if(req ==2)
|
|
HdlMacSig= 1;
|
|
#if 0
|
|
GPIO_REG_WRITE(GPIO_STATUS_W1TS_ADDRESS, 0x40);
|
|
#else
|
|
if(PendSvIsPosted == 0)
|
|
{
|
|
PendSvIsPosted = 1;
|
|
xthal_set_intset(1<<ETS_SOFT_INUM);
|
|
}
|
|
#endif
|
|
if(tmp == 1)
|
|
vPortExitCritical();
|
|
}
|
|
|
|
extern portBASE_TYPE MacIsrSigPostDefHdl(void);
|
|
#if 0
|
|
void IRAM_FUNC_ATTR
|
|
GPIOIntrHdl(void)
|
|
{
|
|
//if( (GPIO_REG_READ(GPIO_STATUS_ADDRESS) & (1<<6)) == 0 )
|
|
//printf("i");
|
|
//printf("g,%08x\n",GPIO_REG_READ(GPIO_STATUS_ADDRESS));
|
|
//SDIO_CLK GPIO interrupt
|
|
|
|
if( (GPIO_REG_READ(GPIO_STATUS_ADDRESS) & (1<<6)) != 0 )
|
|
{
|
|
//CloseNMI();
|
|
|
|
portBASE_TYPE xHigherPriorityTaskWoken=pdFALSE ;
|
|
if(HdlMacSig == 1)
|
|
{
|
|
HdlMacSig = 0;
|
|
xHigherPriorityTaskWoken = MacIsrSigPostDefHdl();
|
|
}
|
|
if( xHigherPriorityTaskWoken || (SWReq==1))
|
|
{
|
|
SWReq = 0;
|
|
_xt_timer_int1();
|
|
}
|
|
//OpenNMI();
|
|
GPIO_REG_WRITE(GPIO_STATUS_W1TC_ADDRESS, 0x40);
|
|
}
|
|
}
|
|
#else
|
|
void SoftIsrHdl(void)
|
|
{
|
|
//if(DbgVal5==1)
|
|
//printf("GP_%d,",SWReq);
|
|
PendSvIsPosted = 0;
|
|
portBASE_TYPE xHigherPriorityTaskWoken=pdFALSE ;
|
|
if(HdlMacSig == 1)
|
|
{
|
|
xHigherPriorityTaskWoken = MacIsrSigPostDefHdl();
|
|
HdlMacSig = 0;
|
|
}
|
|
if( xHigherPriorityTaskWoken || (SWReq==1))
|
|
{
|
|
//if( DbgVal5==1 || DbgVal10==1 )
|
|
//printf("_x_s,");
|
|
_xt_timer_int1();
|
|
SWReq = 0;
|
|
}
|
|
}
|
|
#endif
|
|
|
|
void xPortSysTickHandle (void)
|
|
{
|
|
//CloseNMI();
|
|
{
|
|
if(xTaskIncrementTick() !=pdFALSE )
|
|
{
|
|
//GPIO_REG_WRITE(GPIO_STATUS_W1TS_ADDRESS, 0x40);
|
|
vTaskSwitchContext();
|
|
}
|
|
}
|
|
//OpenNMI();
|
|
}
|
|
|
|
/*
|
|
* See header file for description.
|
|
*/
|
|
portBASE_TYPE ICACHE_FLASH_ATTR
|
|
xPortStartScheduler( void )
|
|
{
|
|
//set pendsv and systemtick as lowest priority ISR.
|
|
//pendsv setting
|
|
/*******GPIO sdio_clk isr*********/
|
|
#if 0
|
|
_xt_isr_attach(ETS_GPIO_INUM, GPIOIntrHdl);
|
|
_xt_isr_unmask(1<<ETS_GPIO_INUM);
|
|
#else
|
|
/*******software isr*********/
|
|
_xt_isr_attach(ETS_SOFT_INUM, SoftIsrHdl);
|
|
_xt_isr_unmask(1<<ETS_SOFT_INUM);
|
|
#endif
|
|
|
|
/* Initialize system tick timer interrupt and schedule the first tick. */
|
|
_xt_tick_timer_init();
|
|
|
|
printf("xPortStartScheduler\n");
|
|
vTaskSwitchContext();
|
|
|
|
// REG_SET_BIT(0x3ff2006c, BIT(4));
|
|
/* Restore the context of the first task that is going to run. */
|
|
|
|
XT_RTOS_INT_EXIT();
|
|
|
|
/* Should not get here as the tasks are now running! */
|
|
return pdTRUE;
|
|
}
|
|
|
|
void ICACHE_FLASH_ATTR
|
|
vPortEndScheduler( void )
|
|
{
|
|
/* It is unlikely that the CM3 port will require this function as there
|
|
is nothing to return to. */
|
|
}
|
|
/*-----------------------------------------------------------*/
|
|
|
|
|
|
/*-----------------------------------------------------------*/
|
|
|
|
static unsigned int tick_lock=0;
|
|
static char ClosedLv1Isr = 0;
|
|
|
|
void vPortEnterCritical( void )
|
|
{
|
|
if(NMIIrqIsOn == 0)
|
|
{
|
|
//if( uxCriticalNesting == 0 )
|
|
{
|
|
if( ClosedLv1Isr !=1 )
|
|
{
|
|
portDISABLE_INTERRUPTS();
|
|
ClosedLv1Isr = 1;
|
|
}
|
|
//tick_lock = WDEV_NOW();
|
|
}
|
|
uxCriticalNesting++;
|
|
}
|
|
}
|
|
/*-----------------------------------------------------------*/
|
|
|
|
void vPortExitCritical( void )
|
|
{
|
|
if(NMIIrqIsOn == 0)
|
|
{
|
|
uxCriticalNesting--;
|
|
if( uxCriticalNesting == 0 )
|
|
{
|
|
//if( (WDEV_NOW() - tick_lock) > 2000000 )
|
|
//printf("INTR LOCK TOO LONG:%d\n",(WDEV_NOW() - tick_lock));
|
|
if( ClosedLv1Isr ==1 )
|
|
{
|
|
ClosedLv1Isr = 0;
|
|
portENABLE_INTERRUPTS();
|
|
}
|
|
}
|
|
}
|
|
}
|
|
|
|
|
|
void
|
|
PortDisableInt_NoNest( void )
|
|
{
|
|
//os_printf("ERRRRRRR\n");
|
|
if(NMIIrqIsOn == 0)
|
|
{
|
|
if( ClosedLv1Isr !=1 )
|
|
{
|
|
portDISABLE_INTERRUPTS();
|
|
ClosedLv1Isr = 1;
|
|
}
|
|
}
|
|
}
|
|
|
|
void
|
|
PortEnableInt_NoNest( void )
|
|
{
|
|
//os_printf("ERRRRR\n");
|
|
if(NMIIrqIsOn == 0)
|
|
{
|
|
if( ClosedLv1Isr ==1 )
|
|
{
|
|
ClosedLv1Isr = 0;
|
|
portENABLE_INTERRUPTS();
|
|
}
|
|
}
|
|
}
|
|
|
|
/*-----------------------------------------------------------*/
|
|
|
|
_xt_isr isr[16];
|
|
|
|
void _xt_isr_attach(uint8_t i, _xt_isr func)
|
|
{
|
|
isr[i] = func;
|
|
}
|
|
|
|
uint16_t _xt_isr_handler(uint16_t i)
|
|
{
|
|
uint8_t index;
|
|
|
|
if (i & (1 << ETS_WDT_INUM)) {
|
|
// printf("i %x %u\n", i, REG_READ(0x3ff20c00));
|
|
index = ETS_WDT_INUM;
|
|
}
|
|
else if (i & (1 << ETS_GPIO_INUM)) {
|
|
index = ETS_GPIO_INUM;
|
|
}else {
|
|
index = __builtin_ffs(i) - 1;
|
|
|
|
if (index == ETS_MAX_INUM) {
|
|
i &= ~(1 << ETS_MAX_INUM);
|
|
index = __builtin_ffs(i) - 1;
|
|
}
|
|
}
|
|
|
|
_xt_clear_ints(1<<index);
|
|
|
|
isr[index]();
|
|
|
|
return i & ~(1 << index);
|
|
}
|