j3d1/esp-open-rtos
1
0
Fork 0
Code Issues Pull requests Projects Releases Wiki Activity

app_main.c: load correct g_ic sector from flash

Browse source
This commit is contained in:
Alex Stewart 2015-08-30 13:37:40 -07:00
parent 8b5e8b923e
commit 19f01b2f72
1 changed files with 2 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
core/app_main.c
View file

@ -239,11 +239,11 @@ void IRAM sdk_user_start(void) {
sdk_flashchip.chip_size = flash_size; sdk_flashchip.chip_size = flash_size;
set_spi0_divisor(flash_speed_divisor); set_spi0_divisor(flash_speed_divisor);
sdk_SPIRead(flash_size - 4096, buf32, BOOT_INFO_SIZE); sdk_SPIRead(flash_size - 4096, buf32, BOOT_INFO_SIZE);
boot_slot = buf8[0] & 1; boot_slot = buf8[0] ? 1 : 0;
cksum_magic = buf32[1]; cksum_magic = buf32[1];
cksum_len = buf32[3 + boot_slot]; cksum_len = buf32[3 + boot_slot];
cksum_value = buf32[5 + boot_slot]; cksum_value = buf32[5 + boot_slot];
ic_flash_addr = (flash_sectors - 2 + boot_slot) * sdk_flashchip.sector_size; ic_flash_addr = (flash_sectors - 3 + boot_slot) * sdk_flashchip.sector_size;
sdk_SPIRead(ic_flash_addr, buf32, sizeof(struct sdk_g_ic_saved_st)); sdk_SPIRead(ic_flash_addr, buf32, sizeof(struct sdk_g_ic_saved_st));
Cache_Read_Enable(0, 0, 1); Cache_Read_Enable(0, 0, 1);
zero_bss(); zero_bss();