2015-06-17 22:59:33 +00:00
|
|
|
/** esp/timer.h
|
|
|
|
*
|
|
|
|
* Timer (FRC1 & FRC2) functions.
|
|
|
|
*
|
|
|
|
* Part of esp-open-rtos
|
|
|
|
* Copyright (C) 2015 Superhouse Automation Pty Ltd
|
|
|
|
* BSD Licensed as described in the file LICENSE
|
|
|
|
*/
|
|
|
|
#ifndef _ESP_TIMER_H
|
|
|
|
#define _ESP_TIMER_H
|
|
|
|
|
|
|
|
#include <stdbool.h>
|
2015-08-19 18:34:18 +00:00
|
|
|
#include "esp/timer_regs.h"
|
2015-09-23 22:58:34 +00:00
|
|
|
#include "esp/interrupts.h"
|
2015-06-17 22:59:33 +00:00
|
|
|
|
2015-10-05 07:33:32 +00:00
|
|
|
#ifdef __cplusplus
|
|
|
|
extern "C" {
|
|
|
|
#endif
|
|
|
|
|
2015-06-17 22:59:33 +00:00
|
|
|
typedef enum {
|
2015-08-19 18:34:18 +00:00
|
|
|
FRC1 = 0,
|
|
|
|
FRC2 = 1,
|
2015-06-17 22:59:33 +00:00
|
|
|
} timer_frc_t;
|
|
|
|
|
|
|
|
/* Return current count value for timer. */
|
2015-11-28 05:17:31 +00:00
|
|
|
static inline uint32_t timer_get_count(const timer_frc_t frc)
|
|
|
|
{
|
|
|
|
return TIMER(frc).COUNT;
|
|
|
|
}
|
2015-06-17 22:59:33 +00:00
|
|
|
|
|
|
|
/* Return current load value for timer. */
|
2015-11-28 05:17:31 +00:00
|
|
|
static inline uint32_t timer_get_load(const timer_frc_t frc)
|
|
|
|
{
|
|
|
|
return TIMER(frc).LOAD;
|
|
|
|
}
|
2015-06-17 22:59:33 +00:00
|
|
|
|
|
|
|
/* Write load value for timer. */
|
2015-11-28 05:17:31 +00:00
|
|
|
static inline void timer_set_load(const timer_frc_t frc, const uint32_t load)
|
|
|
|
{
|
|
|
|
TIMER(frc).LOAD = load;
|
|
|
|
}
|
2015-06-17 22:59:33 +00:00
|
|
|
|
|
|
|
/* Returns maximum load value for timer. */
|
2015-11-28 05:17:31 +00:00
|
|
|
static inline uint32_t timer_max_load(const timer_frc_t frc)
|
|
|
|
{
|
|
|
|
return (frc == FRC1) ? TIMER_FRC1_MAX_LOAD : UINT32_MAX;
|
|
|
|
}
|
2015-06-17 22:59:33 +00:00
|
|
|
|
|
|
|
/* Set the timer divider value */
|
2015-11-28 05:17:31 +00:00
|
|
|
static inline void timer_set_divider(const timer_frc_t frc, const timer_clkdiv_t div)
|
|
|
|
{
|
|
|
|
if(div < TIMER_CLKDIV_1 || div > TIMER_CLKDIV_256)
|
|
|
|
return;
|
|
|
|
TIMER(frc).CTRL = SET_FIELD(TIMER(frc).CTRL, TIMER_CTRL_CLKDIV, div);
|
|
|
|
}
|
2015-06-17 22:59:33 +00:00
|
|
|
|
|
|
|
/* Enable or disable timer interrupts
|
|
|
|
|
|
|
|
This both sets the xtensa interrupt mask and writes to the DPORT register
|
|
|
|
that allows timer interrupts.
|
|
|
|
*/
|
2015-11-28 05:17:31 +00:00
|
|
|
void timer_set_interrupts(const timer_frc_t frc, bool enable);
|
2015-06-17 22:59:33 +00:00
|
|
|
|
|
|
|
/* Turn the timer on or off */
|
2015-11-28 05:17:31 +00:00
|
|
|
static inline void timer_set_run(const timer_frc_t frc, const bool run)
|
|
|
|
{
|
|
|
|
if (run)
|
|
|
|
TIMER(frc).CTRL |= TIMER_CTRL_RUN;
|
|
|
|
else
|
|
|
|
TIMER(frc).CTRL &= ~TIMER_CTRL_RUN;
|
|
|
|
}
|
2015-06-17 22:59:33 +00:00
|
|
|
|
|
|
|
/* Get the run state of the timer (on or off) */
|
2015-11-28 05:17:31 +00:00
|
|
|
static inline bool timer_get_run(const timer_frc_t frc)
|
|
|
|
{
|
|
|
|
return TIMER(frc).CTRL & TIMER_CTRL_RUN;
|
|
|
|
}
|
2015-06-17 22:59:33 +00:00
|
|
|
|
|
|
|
/* Set timer auto-reload on or off */
|
2015-11-28 05:17:31 +00:00
|
|
|
static inline void timer_set_reload(const timer_frc_t frc, const bool reload)
|
|
|
|
{
|
|
|
|
if (reload)
|
|
|
|
TIMER(frc).CTRL |= TIMER_CTRL_RELOAD;
|
|
|
|
else
|
|
|
|
TIMER(frc).CTRL &= ~TIMER_CTRL_RELOAD;
|
|
|
|
}
|
2015-06-17 22:59:33 +00:00
|
|
|
|
|
|
|
/* Get the auto-reload state of the timer (on or off) */
|
2015-11-28 05:17:31 +00:00
|
|
|
static inline bool timer_get_reload(const timer_frc_t frc)
|
|
|
|
{
|
|
|
|
return TIMER(frc).CTRL & TIMER_CTRL_RELOAD;
|
|
|
|
}
|
2015-06-17 22:59:33 +00:00
|
|
|
|
|
|
|
/* Return the number of timer counts to achieve the specified
|
|
|
|
* frequency with the specified divisor.
|
|
|
|
*
|
|
|
|
* frc parameter is used to check out-of-range values for timer size.
|
|
|
|
*
|
|
|
|
* Returns 0 if the given freq/divisor combo cannot be achieved.
|
|
|
|
*
|
|
|
|
*/
|
2015-11-28 05:17:31 +00:00
|
|
|
uint32_t timer_freq_to_count(const timer_frc_t frc, uint32_t freq, const timer_clkdiv_t div);
|
|
|
|
|
|
|
|
/* Return a suitable timer divider for the specified frequency,
|
|
|
|
or -1 if none is found.
|
|
|
|
*/
|
|
|
|
static inline timer_clkdiv_t timer_freq_to_div(uint32_t freq)
|
|
|
|
{
|
|
|
|
/*
|
|
|
|
try to maintain resolution without risking overflows.
|
|
|
|
these values are a bit arbitrary at the moment! */
|
|
|
|
if(freq > 100*1000)
|
|
|
|
return TIMER_CLKDIV_1;
|
|
|
|
else if(freq > 100)
|
|
|
|
return TIMER_CLKDIV_16;
|
|
|
|
else
|
|
|
|
return TIMER_CLKDIV_256;
|
|
|
|
}
|
2015-06-17 22:59:33 +00:00
|
|
|
|
|
|
|
/* Return a suitable timer divider for the specified duration in
|
|
|
|
microseconds or -1 if none is found.
|
|
|
|
*/
|
2015-11-28 05:17:31 +00:00
|
|
|
static inline timer_clkdiv_t timer_time_to_div(uint32_t us)
|
|
|
|
{
|
|
|
|
/*
|
|
|
|
try to maintain resolution without risking overflows. Similar to
|
|
|
|
timer_freq_to_div, these values are a bit arbitrary at the
|
|
|
|
moment! */
|
|
|
|
if(us < 1000)
|
|
|
|
return TIMER_CLKDIV_1;
|
|
|
|
else if(us < 10*1000)
|
|
|
|
return TIMER_CLKDIV_16;
|
|
|
|
else
|
|
|
|
return TIMER_CLKDIV_256;
|
|
|
|
}
|
2015-06-17 22:59:33 +00:00
|
|
|
|
|
|
|
/* Return the number of timer counts for the specified timer duration
|
|
|
|
* in microseconds, when using the specified divisor.
|
|
|
|
*
|
|
|
|
* frc paraemter is used to check out-of-range values for timer size.
|
|
|
|
*
|
|
|
|
* Returns 0 if the given time/divisor combo cannot be achieved.
|
|
|
|
*
|
|
|
|
*/
|
2015-11-28 05:17:31 +00:00
|
|
|
uint32_t timer_time_to_count(const timer_frc_t frc, uint32_t us, const timer_clkdiv_t div);
|
2015-06-17 22:59:33 +00:00
|
|
|
|
|
|
|
/* Set a target timer interrupt frequency in Hz.
|
|
|
|
|
|
|
|
For FRC1 this sets the timer load value and enables autoreload so
|
|
|
|
the interrupt will fire regularly with the target frequency.
|
|
|
|
|
|
|
|
For FRC2 this sets the timer match value so the next interrupt
|
|
|
|
comes in line with the target frequency. However this won't repeat
|
|
|
|
automatically, you have to call timer_set_frequency again when the
|
|
|
|
timer interrupt runs.
|
|
|
|
|
|
|
|
Will change the timer divisor value to suit the target frequency.
|
|
|
|
|
|
|
|
Does not start/stop the timer, you have to do this manually via
|
|
|
|
timer_set_run.
|
|
|
|
|
|
|
|
Returns true on success, false if given frequency could not be set.
|
|
|
|
*/
|
2015-11-28 05:17:31 +00:00
|
|
|
bool timer_set_frequency(const timer_frc_t frc, uint32_t freq);
|
2015-06-17 22:59:33 +00:00
|
|
|
|
|
|
|
/* Sets the timer for a oneshot interrupt in 'us' microseconds.
|
|
|
|
|
|
|
|
Will change the timer divisor value to suit the target time.
|
|
|
|
|
|
|
|
Does not change the autoreload setting.
|
|
|
|
|
|
|
|
For FRC2 this sets the timer match value relative to the current
|
|
|
|
load value.
|
|
|
|
|
|
|
|
Note that for a true "one shot" timeout with FRC1 then you need to
|
|
|
|
also disable FRC1 in the timer interrupt handler by calling
|
|
|
|
timer_set_run(TIMER_FRC1, false);
|
|
|
|
|
|
|
|
Returns true if the timeout was successfully set.
|
|
|
|
*/
|
2015-11-28 05:17:31 +00:00
|
|
|
bool timer_set_timeout(const timer_frc_t frc, uint32_t us);
|
2015-06-17 22:59:33 +00:00
|
|
|
|
2015-10-05 07:33:32 +00:00
|
|
|
#ifdef __cplusplus
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
2015-06-17 22:59:33 +00:00
|
|
|
#endif
|