RTL00_WEB_WS2812/Firmware/RTLGDB/Debug/bin/web_vars.txt

36 lines
517 B
Text
Raw Normal View History

2017-12-26 17:49:06 +00:00
ws_striplen
ws_striplen
2017-12-28 20:32:41 +00:00
ws_filt_const_hue
ws_filt_const_sat
ws_filt_const_value
2017-12-24 09:49:22 +00:00
ws_filt_rbw_enbl
ws_filt_rbw_huesteps
ws_filt_rbw_cyclesteps
2017-12-26 17:49:06 +00:00
ws_filt_fd_enbl
2017-12-24 09:49:22 +00:00
ws_filt_fd_cyclesteps
ws_filt_fd_min
ws_filt_fd_max
ws_filt_fd_chance
2017-12-26 17:49:06 +00:00
ws_filt_wave_enbl
ws_filt_wave_step
ws_filt_wave_wavesteps
2017-12-28 20:32:41 +00:00
ws_filt_const_enbl
ws_isenable
wifi_st_ssid
wifi_st_psw
wifi_st_ip
wifi_ap_ssid
wifi_ap_psw
wifi_ap_ip
2017-12-26 17:49:06 +00:00
wifi_mode
wifi_bgn
wifi_txpow
wifi_st_ssid
wifi_st_psw
wifi_st_auth
wifi_st_ip
wifi_ap_ssid
wifi_ap_psw
wifi_ap_auth
wifi_ap_ip