RTL00_WEB_WS2812/Firmware/Debug/Firmware.log

45 lines
1.5 KiB
Text
Raw Normal View History

2017-12-24 09:49:22 +00:00
 ===========================================================
Compile (Debug)
===========================================================
Link (Debug)
===========================================================
Build names map file
Debug/obj/Debug.nmap
===========================================================
Create image1r (Debug/bin/ram_1.r.bin)
2018-01-29 14:45:34 +00:00
b:268438472 s:268438472 e:268446980
size 8508
2017-12-24 09:49:22 +00:00
append fw head b000
2018-01-29 14:45:34 +00:00
copy size 8508
2017-12-24 09:49:22 +00:00
===========================================================
Create image2ns (Debug/bin/ram_2.ns.bin)
2018-01-29 14:45:34 +00:00
b:268460032 s:268460032 e:268723940
size 263908
copy size 263908
2017-12-24 09:49:22 +00:00
===========================================================
Create image3 (SDRAM, Debug/bin/sdram.p.bin)
30000000 30000000
b:805306368 s:805306368 e:805306368
size 0
copy size 0
===========================================================
Make OTA image (Debug/bin/ota.bin)
2018-01-29 14:45:34 +00:00
size = 263940
2017-12-24 09:49:22 +00:00
2018-01-29 14:45:34 +00:00
checksum 1a33b63
2017-12-24 09:49:22 +00:00
===========================================================
Create image2p (Debug/bin/ram_2.p.bin)
2018-01-29 14:45:34 +00:00
b:268460032 s:268460032 e:268723940
size 263908
copy size 263908
2017-12-24 09:49:22 +00:00
===========================================================
Make Flash image (Debug/bin/ram_all.bin)
total 44 k, padding data 0, name Debug/bin/ram_all.bin
Original size zd
Padding size zd
-----------------------------------------------------------
2018-01-29 14:45:34 +00:00
Image (Debug/bin/ota.bin) size 263944 bytes
Image (Debug/bin/ram_all.bin) size 308996 bytes
2017-12-24 09:49:22 +00:00
===========================================================