j3d1/RTL00_WEB
1
0
Fork 0
mirror of https://github.com/pvvx/RTL00_WEB.git synced 2026-07-07 20:05:37 +00:00
Code Issues Projects Releases Packages Wiki Activity

update

Browse source
This commit is contained in:
pvvx 2017-06-21 03:00:20 +03:00
parent 34d3652711
commit 39f77eb92b
1844 changed files with 899433 additions and 7 deletions
Download patch file Download diff file Expand all files Collapse all files

16
USDK/example_sources/uart_clock/readme.txt Normal file
View file

@ -0,0 +1,16 @@
Example Description
This example describes how to use UART TX to simulate clock source
Required Components:
Oscilloscope
Connect to PC
- Connect Ground: connect to GND of oscilloscope
- Use UART1
GPIOA_6 as UART1_RX connect NOTHING
GPIOA_7 as UART1_TX connect to probe of oscilloscope
This example shows:
1. Clock signal output from UART1_TX to oscilloscope