j3d1/RTL00_AT
1
0
Fork 0
mirror of https://github.com/pvvx/RTL00_AT.git synced 2024-11-01 01:44:15 +00:00
Code Issues Projects Releases Packages Wiki Activity

fix CPU_CLOCK_SEL_DIV5_3

Browse source
This commit is contained in:
pvvx 2017-03-26 23:21:50 +03:00
parent 3a88ef3139
commit 3ff7ee93dd
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
project/inc/platform_autoconf.h
View file

@ -243,7 +243,7 @@
#define CPU_CLOCK_SEL_VALUE (CONFIG_CPU_CLK-6) #define CPU_CLOCK_SEL_VALUE (CONFIG_CPU_CLK-6)
#endif #endif
#if CPU__CLK_DIV5_3 #if CPU_CLOCK_SEL_DIV5_3
#define PLATFORM_CLOCK (200000000ul>>CPU_CLOCK_SEL_VALUE) #define PLATFORM_CLOCK (200000000ul>>CPU_CLOCK_SEL_VALUE)
#else #else
#define PLATFORM_CLOCK (((200000000ul*5ul)/6ul)>>CPU_CLOCK_SEL_VALUE) #define PLATFORM_CLOCK (((200000000ul*5ul)/6ul)>>CPU_CLOCK_SEL_VALUE)