j3d1/RTL00MP3
1
0
Fork 0
mirror of https://github.com/pvvx/RTL00MP3.git synced 2025-07-31 12:41:06 +00:00
Code Issues Projects Releases Packages Wiki Activity
RTL00MP3/RTL00_SDKV35a/example_sources/uart_clock
History
pvvx 4128624f93 add examples
2016-12-14 04:21:37 +03:00
..
src add examples 2016-12-14 04:21:37 +03:00
readme.txt add examples 2016-12-14 04:21:37 +03:00

readme.txt 

Example Description

This example describes how to use UART TX to simulate clock source

Required Components:
    Oscilloscope

Connect to PC
 - Connect Ground: connect to GND of oscilloscope
 - Use UART1
	GPIOA_6 as UART1_RX connect NOTHING
	GPIOA_7 as UART1_TX connect to probe of oscilloscope


This example shows: 
1. Clock signal output from UART1_TX to oscilloscope