j3d1/RTL00MP3
1
0
Fork 0
mirror of https://github.com/pvvx/RTL00MP3.git synced 2026-07-06 03:25:41 +00:00
Code Issues Projects Releases Packages Wiki Activity

add examples

Browse source
This commit is contained in:
pvvx 2016-12-14 04:21:37 +03:00
parent 265d41b6a3
commit 4128624f93
112 changed files with 158017 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

16
RTL00_SDKV35a/example_sources/uart_clock/readme.txt Normal file
View file

@ -0,0 +1,16 @@
Example Description
This example describes how to use UART TX to simulate clock source
Required Components:
Oscilloscope
Connect to PC
- Connect Ground: connect to GND of oscilloscope
- Use UART1
GPIOA_6 as UART1_RX connect NOTHING
GPIOA_7 as UART1_TX connect to probe of oscilloscope
This example shows:
1. Clock signal output from UART1_TX to oscilloscope